

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



32-Bit Microcontroller FM4 Family Peripheral Manual

Doc. No. 002-04856 Rev. *E

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

www.cypress.com

Copyrights



Copyrights

© Cypress Semiconductor Corporation, 2013-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW. CYPRESS MAKES NO WARRANTY OF ANY KIND. EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Preface

Thank you for your continued use of Cypress products.

Read this manual and the data sheet thoroughly before using products in this family.

Purpose of This Manual/Intended Readers

This manual explains the functions and operations of this family and describes how they are used. The manual is intended for engineers engaged in the actual development of products using this family. For the descriptions of the Analog macro, Timer, and Communication Macro, see the respective separate peripheral manuals.

Note:

This manual explains the configuration and operation of the peripheral functions, but does not cover the specifics of each device in the series.

Users should refer to the respective data sheets of devices for device-specific details. Whether a peripheral function is on board or not is dependent on product type. See data sheets for details.

Sample Programs and Development Environment

Cypress offers sample programs free of charge for using the peripheral functions of the FM4 family. Cypress also makes available descriptions of the development environment required for this family. Feel free to use them to verify the operational specifications and usage of this Cypress microcontroller.

Microcontroller support information

https://community.cypress.com/community/MCU

Note:

Note that the sample programs are subject to change without notice. Since they are offered as a way to demonstrate standard operations and usage, evaluate them sufficiently before running them on your system.

Cypress assumes no responsibility for any damage that may occur as a result of using a sample program.

Overall Organization of This Manual

Peripheral Manual has 19 chapters and Appendixes as shown below.

CHAPTER 1: System Overview

CHAPTER 2-1: Clock

CHAPTER 2-2: Peripheral Clock Gating

CHAPTER 2-3: High-Speed CR Trimming

CHAPTER 2-4: Low-Speed CR Prescaler

CHAPTER 3: Clock supervisor

CHAPTER 4: Resets

CHAPTER 5: Low-voltage Detection

CHAPTER 6: Low Power Consumption Mode

CHAPTER 7-1: VBAT Domain Configuration

CHAPTER 7-2: VBAT Domain (A)

CHAPTER 7-3: VBAT Domain (B)

CHAPTER 8: Interrupts

CHAPTER 9: External Interrupt and NMI Control Sections

CHAPTER 10: DMAC

CHAPTER 11: DSTC

CHAPTER 12: I/O Port

CHAPTER 13: CRC (Cyclic Redundancy Check)

CHAPTER 14: External Bus Interface

CHAPTER 15: SD Card Interface

CHAPTER 16: Debug Interface



CHAPTER 17: Flash Memory CHAPTER 18: Unique ID Register CHAPTER 19: Programmable CRC Appendixes



Related Manuals

The manuals related to this family are listed below. See the manual appropriate to the applicable conditions.

The contents of these manuals are subject to change without notice. Contact us to check the latest versions available.

Peripheral Manual

FM4 Family Peripheral Manual (this manual)

Called Peripheral Manual hereafter)

FM4 Family Peripheral Manual Timer Part (002-04858)

Called Timer Part hereafter

FM4 Family Peripheral Manual Analog Macro Part (002-04860)

Called Analog Macro Part hereafter

FM4 Family Peripheral Manual Communication Macro Part (002-04862)

Called Communication Macro Part hereafter

FM4 Family Peripheral Manual GDC Part (002-04917)

Called GDC Part hereafter

Data Sheet

For details about device-specific, electrical characteristics, package dimensions, ordering information etc., see the following document.

32-bit Microcontroller FM4 Family Data Sheet

Note:

The data sheets for each series are provided.

See the appropriate data sheet for the series that you are using.

CPU Programming Manual

For details about Arm Cortex-M4F core, see the following documents that can be obtained from http://www.arm.com/.

Cortex-M4 Technical Reference Manual

Arm v7-M Architecture Application Level Reference Manual

Flash Programming Manual

For details about the functions and operations of the built-in flash memory, see the following document.

FM4 Family Flash Programming Manual

Note:

Flash programming manuals for each series are provided.

See the appropriate flash programming manual for the series that you are using.



How to Use This Manual

Finding a Function

The following methods can be used to search for the explanation of a desired function in this manual:

Search from the table of the contents

The table of the contents lists the manual contents in the order of description.

Search from the register

The address where each register is located is not described in the text. To verify the address of a register, see A. Register Map in Appendixes.

About the Chapters

Basically, this manual explains 1 peripheral function per chapter.

Terminology

This manual uses the following terminology.

Term	Explanation
Word	Indicates access in units of 32 bits.
Half word	Indicates access in units of 16 bits.
Byte	Indicates access in units of 8 bits.

Notations

The notations in bit configuration of the register explanation of this manual are written as follows.

bit: bit number Field: bit field name

Attribute: Attributes for read and write of each bit

R: Read only
W: Write only
R/W: Readable/Writable

-: Undefined

Initial value: Initial value of the register after reset

0: Initial value is 0 1: Initial value is 1

X: Initial value is undefined

The multiple bits are written as follows in this manual. Example: bit7:0 indicates the bits from bit7 to bit0

The values such as for addresses are written as follows in this manual.

Hexadecimal number: 0x is attached in the beginning of a value as a prefix

(example: 0xFFFF)

Binary number: Ob is attached in the beginning of a value as a prefix

(example: 0b1111)

Decimal number: Written using numbers only (example: 1000)



The Target Products in This Manual

In this manual, the products are classified into the following groups and are described follows.

For the descriptions such as TYPE1-M4, see the relevant items of the target product in the list below.

Table 1 TYPE1-M4 Product List

Description in		Flash memory size	
this manual	1024 Kbytes	768 Kbytes	512 Kbytes
	CY9BF568M		-
	CY9BF568N	CY9BF567M	CY9BF566M
	CY9BF568R	CY9BF567N	CY9BF566N
	CY9BF568RF	CY9BF567R	CY9BF566R
	MB9BF568M	MB9BF567M	MB9BF566M
	MB9BF568N	MB9BF567N	MB9BF566N
	MB9BF568R	MB9BF567R	MB9BF566R
	MB9BF568RF		
	CY9BF468M	CY9BF467M	CY9BF466M
	CY9BF468N	CY9BF467N	CY9BF466N
	CY9BF468R	CY9BF467R	CY9BF466R
	MB9BF468M	MB9BF467M	MB9BF466M
TYPE1-M4	MB9BF468N	MB9BF467N	MB9BF466N
1 1 PE 1-1014	MB9BF468R	MB9BF467R	MB9BF466R
	CY9BF368M	CY9BF367M	CY9BF366M
	CY9BF368N	CY9BF367N	CY9BF366N
	CY9BF368R	CY9BF367R	CY9BF366R
	MB9BF368M	MB9BF367M	MB9BF366M
	MB9BF368N	MB9BF367N	MB9BF366N
	MB9BF368R	MB9BF367R	MB9BF366R
	CY9BF168M	CY9BF167M	CY9BF166M
	CY9BF168N	CY9BF167N	CY9BF166N
	CY9BF168R	CY9BF167R	CY9BF166R
	MB9BF168M	MB9BF167M	MB9BF166M
	MB9BF168N	MB9BF167N	MB9BF166N
	MB9BF168R	MB9BF167R	MB9BF166R

Table 2 TYPE2-M4 Product List

Description in		Flash memory size	
this manual	512 Kbytes	384 Kbytes	256 Kbytes
	CY9BF566K	CY9BF565K	CY9BF564K
	CY9BF566L	CY9BF565L	CY9BF564L
	MB9BF566K	MB9BF565K	MB9BF564K
	MB9BF566L	MB9BF565L	MB9BF564L
	CY9BF466K	CY9BF465K	CY9BF464K
	CY9BF466L	CY9BF465L	CY9BF464L
	MB9BF466K	MB9BF465K	MB9BF464K
TVDEO MA	MB9BF466L	MB9BF465L	MB9BF464L
TYPE2-M4	CY9BF366K	CY9BF365K	CY9BF364K
	CY9BF366L	CY9BF365L	CY9BF364L
	MB9BF366K	MB9BF365K	MB9BF364K
	MB9BF366L	MB9BF365L	MB9BF364L
	CY9BF166K	CY9BF165K	CY9BF164K
	CY9BF166L	CY9BF165L	CY9BF164L
	MB9BF166K	MB9BF165K	MB9BF164K
	MB9BF166L	MB9BF165L	MB9BF164L



Table 3 TYPE3-M4 Product List

Description		Flash memory size		No-Flash
in this manual	2 Mbytes	1.5 Mbytes	1 Mbytes	SRAM size 256 Kbytes
	S6E2CCAL	S6E2CC9L	S6E2CC8L	
	S6E2CCAJ	S6E2CC9J	S6E2CC8J	-
	S6E2CCAH	S6E2CC9H	S6E2CC8H	
	S6E2C5AL	S6E2C59L	S6E2C58L	
	S6E2C5AJ	S6E2C59J	S6E2C58J	=
	S6E2C5AH	S6E2C59H	S6E2C58H	
	S6E2C4AL	S6E2C49L	S6E2C48L	
	S6E2C4AJ	S6E2C49J	S6E2C48J	=
TYPE3-M4	S6E2C4AH	S6E2C49H	S6E2C48H	
1175-1014	S6E2C3AL	S6E2C39L	S6E2C38L	
	S6E2C3AJ	S6E2C39J	S6E2C38J	-
	S6E2C3AH	S6E2C39H	S6E2C38H	
	S6E2C2AL	S6E2C29L	S6E2C28L	
	S6E2C2AJ	S6E2C29J	S6E2C28J	-
	S6E2C2AH	S6E2C29H	S6E2C28H	
	S6E2C1AL	S6E2C19L	S6E2C18L	S6E2C10L
	S6E2C1AJ	S6E2C19J	S6E2C18J	S6E2C10J
	S6E2C1AH	S6E2C19H	S6E2C18H	S6E2C10H

Table 4 TYPE4-M4 Product List

	Flash memory size 384 Kbytes	
Description in this manual	VRAM 512 Kbytes	VRAM 512 Kbytes + VFLASH 2 Mbytes
	S6E2D35G0 S6E2D35J0	S6E2D35GJ
TVDE 4 M4	S6E2D55G0 S6E2D55J0	S6E2D55GJ
TYPE4-M4	S6E2DF5G0 S6E2DF5J0	S6E2DF5GJ
	S6E2DH5G0 S6E2DH5J0	S6E2DH5GJ



Table 5 TYPE5-M4 Product List

Description in	Flash memory size	
this manual	1 Mbytes	512 Kbytes
	S6E2GM8J	S6E2GM6J
	S6E2GM8H	S6E2GM6H
TYPE5-M4	S6E2GK8J	S6E2GK6J
	S6E2GK8H	S6E2GK6H
	S6E2GH8J	S6E2GH6J
	S6E2GH8H	S6E2GH6H
	S6E2G28J	S6E2G26J
	S6E2G28H	S6E2G26H
	S6E2G38J	S6E2G36J
	S6E2G38H	S6E2G36H

Table 6 TYPE6-M4 Product List

Description in	Flash memory size	
this manual	512 Kbytes	256 Kbytes
	S6E2HG6G	S6E2HG4G
	S6E2HG6F	S6E2HG4F
	S6E2HG6E	S6E2HG4E
	S6E2HE6G	S6E2HE4G
TYPE6-M4	S6E2HE6F	S6E2HE4F
	S6E2HE6E	S6E2HE4E
	S6E2H46G	S6E2H44G
	S6E2H46F	S6E2H44F
	S6E2H46E	S6E2H44E
	S6E2H16G	S6E2H14G
	S6E2H16F	S6E2H14F
Ì	S6E2H16E	S6E2H14E



CHAPTER 1: System Overview	23
1. Bus Architecture	24
1.1. Bus Block Diagram	26
1.2. Memory Architecture	27
1.3. Memory Map	28
1.4. Peripheral Address Map	29
2. Cortex-M4F Architecture	32
2.1. Option configuration	35
3. Mode	36
CHAPTER 2-1: Clock	37
1. Clock Generation Unit Overview	_
Clock Generation Unit Configuration/Block Diagram	
3. Clock Generation Unit Operations	
3.1. Selecting the clock mode	
3.2. Internal bus clock frequency division control	
3.3. PLL clock control	
3.4. Oscillation stabilization wait time	48
3.5. Interrupt Factors	49
3.6. Clock Gear function	50
4. Clock Setup Procedure Examples	52
5. List of Clock Generation Unit Registers	
5.1. System Clock Mode Control Register (SCM_CTL)	
5.2. System Clock Mode Status Register (SCM_STR)	
5.3. Base Clock Prescaler Register (BSC_PSR)	
5.4. APB0 Prescaler Register (APBC0_PSR)	
5.5. APB1 Prescaler Register (APBC1_PSR)	64
5.6. APB2 Prescaler Register (APBC2_PSR)	65
5.7. Software Watchdog Clock Prescaler Register (SWC_PSR)	66
5.8. Trace Clock Prescaler Register (TTC_PSR)	67
5.9. Clock Stabilization Wait Time Register (CSW_TMR)	68
5.10. PLL Clock Stabilization Wait Time Setup Register (PSW_TMR)	69
5.11. PLL Control Register 1 (PLL_CTL1)	70
5.12. PLL Control Register 2 (PLL_CTL2)	71
5.13. Debug Break Watchdog Timer Control Register (DBWDT_CTL)	72
5.14. Interrupt Enable Register (INT_ENR)	73
5.15. Interrupt Status Register (INT_STR)	74
5.16. Interrupt Clear Register (INT_CLR)	75
5.17. PLL Clock Gear Control Register (PLLCG_CTL)	77
6. Clock Generation Unit Usage Precautions	79



CHAPTER 2-2: Peripheral Clock Gating	81
1. Peripheral Clock Gating Overview	82
2. Peripheral Clock Gating Configuration	85
3. Peripheral Clock Gating Control	87
3.1. Peripheral Clock Control Procedures	88
4. Peripheral Clock Gating Function Registers	91
4.1. Peripheral Function Clock Control Register 0 (CKEN0)	92
4.2. Peripheral Reset Control Register 0 (MRST0)	95
4.3. Peripheral Clock Control Register 1 (CKEN1)	97
4.4. Peripheral Function Reset Control Register 1 (MRST1)	99
4.5. Peripheral Clock Control Register 2 (CKEN2)	101
4.6. Peripheral Function Reset Control Reset 2 (MRST2)	105
5. Peripheral Clock Gating Function Usage Precautions	109
CHAPTER 2-3: High-Speed CR Trimming	113
1. High-Speed CR Trimming Function Overview	114
2. High-Speed CR Trimming Function Configuration and Block Diagram	115
3. High-Speed CR Trimming Function Operation	116
4. High-Speed CR Trimming Function Setup Procedure Example	117
5. High-Speed CR Trimming Function Register List	124
5.1. High-speed CR oscillation Frequency Division Setup Register (MCR_PSR)	125
5.2. High-speed CR oscillation Frequency Trimming Register (MCR_FTRM)	126
5.3. High-speed CR Oscillation Temperature Trimming Setup Register (MCR_TTRM)	127
5.4. High-Speed CR Oscillation Register Write-Protect Register (MCR_RLR)	128
6. High-Speed CR Trimming Function Usage Precautions	129
CHAPTER 2-4: Low-speed CR Prescaler	131
1. Low-speed CR Prescaler Overview	132
2. Low-speed CR Prescaler Configuration	133
3. Low-speed CR Prescaler Operation and Setup Procedure Example	134
4. Low-speed CR Prescaler Register	137
4.1. Low-speed CR Prescaler Control Register (LCR_PRSLD)	138
CHAPTER 3: Clock supervisor	
1. Overview	140
2. Configurations and Block Diagrams	
3. Explanation of Operations	
4. Setup Procedure Examples	144
5. Operation Examples	146
6. Registers	150
6.1. CSV control register (CSV_CTL)	151
6.2. CSV status register (CSV_STR)	
6.3. Frequency detection window setting register (Upper) (FCSWH_CTL)	154
6.4. Frequency detection window setting register (Lower) (FCSWL_CTL)	155
6.5. Frequency detection counter register (FCSWD_CTL)	
7. Usage Precautions	157



CHAPTER 4: Resets	159
1. Overview	160
2. Configuration	161
3. Explanation of Operations	162
3.1. Reset Factors	163
3.2. Resetting Inside the Device	166
3.2.1. Resets to Cortex-M4	167
3.2.2. Resets to Peripheral Circuit	168
3.3. Reset Sequence	169
3.4. Operations After Resets are Cleared	171
4. Register	172
4.1. Reset Factor Register (RST_STR: ReSeT STatus Register)	173
CHAPTER 5: Low-voltage Detection	
1. Overview	176
2. Configuration	177
3. Explanation of Operations	178
4. Setup Procedure Examples	181
5. Registers	182
5.1. Low-voltage Detection Voltage Control Register (LVD_CTL)	183
5.2. Low-voltage Detection Interrupt Factor Register (LVD_STR)	185
5.3. Low-voltage Detection Interrupt Factor Clear Register (LVD_CLR)	186
5.4. Low-voltage Detection Voltage Protection Register (LVD_RLR)	187
5.5. Low-voltage Detection Circuit Status Register (LVD_STR2)	188
CHAPTER 6: Low Power Consumption Mode	189
Overview of Low Power Consumption Mode	190
2. Configuration of CPU Operation Modes	195
3. Operations in Standby Modes	202
3.1. Operations in Sleep Modes (High Speed CR Sleep Mode, Main Sl	eep Mode, PLL Sleep
Mode, Low Speed CR Sleep Mode, Sub Sleep Mode)	205
3.2. Operations in Timer Modes (High Speed CR Timer Mode, Main Ti	mer Mode, PLL Timer
Mode, Low Speed CR Timer Mode, Sub Timer Mode)	207
3.3. Operations in RTC Mode	209
3.4. Operations in Stop Mode	212
4. Examples of Procedure for Setting Standby Mode	215
5. Operations in Deep Standby Modes	219
5.1. Operations in Deep Standby RTC Mode	221
5.2. Operations in Deep Standby Stop Mode	
6. Examples of Procedure for Setting Deep Standby Mode	
7. Procedure for Determining Factor for Returning from Deep Standby Mode	
8. List of Low Power Consumption Mode Registers	
8.1. Standby Mode Control Register (STB_CTL)	
8.2. Sub Clock Supply Control Register (RCK_CTL)	
8.3. RTC Mode Control Register (PMD_CTL)	
8.4. Deep Standby Return Factor Register 1 (WRFSR)	
8.5. Deep Standby Return Factor Register 2 (WIFSR)	
8.6. Deep Standby Return Enable Register (WIER)	
8.7. WKUP Pin Input Level Register (WILVR)	
8.8. Deep Standby RAM Retention Register (DSRAMR)	
8.9. Backup Registers 01 to 16 (BUR01 to BUR16)	240



9. Usage Precautions	241
CHAPTER 7-1: VBAT Domain Configuration	243
1. Configuration	244
CHAPTER 7-2: VBAT Domain(A)	245
1. Overview of VBAT Domain	
Configuration of VBAT Domain	
2.1. Interfacing with Always-on Domain	
2.2. RTC	
2.3. 32 kHz Oscillation Circuit	
2.4. Power-on circuit	
2.5. Backup Registers	
2.6. VBAT I/O Ports	
3. Chip Power Supply Control	
4. Hibernation Control	
5. Procedure for Setting 32 kHz Clock	
6. Procedure for Setting VBAT I/O Port	
7. Registers	
7.1. VB_CLKDIV Register	
7.2. WTOSCCNT Register	
7.3. CCS/CCB Register	
7.4. BOOST Register	
7.5. EWKUP Register	
7.6. HIBRST Register	
7.7. VDET Register	
7.8. Port Function Set Register (VBPFR)	
7.9. Pull-up Set Register (VBPCR)	
7.10. Port I/O Direction Set Register (VBDDR)	
7.11. Port Input Data Register (VBDIR)	
7.12. Port Output Data Register (VBDOR)	
7.13. Port Pseudo-Open Drain Set Register (VBPZR)	
8. Usage Precautions	
CHAPTER 7-3: VBAT Domain(B)	299
1. Overview of VBAT Domain	
Configuration of VBAT Domain	
2.1. Interfacing with Always-on Domain	
2.2. RTC	
2.3. 32 kHz Oscillation Circuit	
2.4. Power-on circuit	
2.5. Backup Registers	
2.6. VBAT I/O Ports	
3. Chip Power Supply Control	
4. Hibernation Control	
Procedure for Setting 32 kHz Clock	
Procedure for Setting VBAT I/O Port	
7. Registers	
7.1. VB_CLKDIV Register	
7.2. WTOSCCNT Register	
7.3 CCS/CCB Pagister	330



7.4. BOOST Register	
7.5. EWKUP Register	
7.6. HIBRST Register	
7.7. VDET Register	
7.8. Port Function Set Register (VBPFR)	
7.9. Pull-up Set Register (VBPCR)	
7.10. Port I/O Direction Set Register (VBDDR)	
7.11. Port Input Data Register (VBDIR)	
7.12. Port Output Data Register (VBDOR)	
7.13. Port Pseudo-Open Drain Set Register (VBPZR)	
8. Usage Precautions	352
CHARTER 6. Interviente	252
CHAPTER 8: Interrupts	
2. Configuration	
· ·	
3. Lists of Interrupts	
4. Registers	
4.1. DMAC DMA Request Selection Register (DRQSEL)	
4.2. Relocate Interrupt Selection Register (IRQxxxSEL)	
4.3. EXC02 Batch Read Register (EXC02MON)	
4.4. IRQ000 Batch Read Register (IRQ000MON)	
4.5. IRQ001 Batch Read Register (IRQ001MON)	
4.6. IRQ002 Batch Read Register (IRQ002MON)	
4.7. IRQ003/004/005/006/007/008/009/010 Batch Read Register (IRQxxxMON)	
4.8. IRQ011/012/013/014/015/016/017/018/051/052/053/054/055/056/057/058 Batch	
Register (IRQxxxMON)	
4.9. IRQ019/020/096/097 Batch Read Register (IRQxxxMON)	
4.10. IRQ021/022/023 Batch Read Register (IRQxxxMON)	
4.11. IRQ024/028/032 Batch Read Register (IRQxxxMON)	
4.12. IRQ025/029/033 Batch Read Register (IRQxxxMON)	
4.13. IRQ026/030/034 Batch Read Register (IRQxxxMON)	
4.14. IRQ027/031/035 Batch Read Register (IRQxxxMON)	
4.15. IRQ036/037/038 Batch Read Register (IRQxxxMON)	402
4.16. IRQ039/040/041/042/043/044/045/046/098/099/100/101 Batch Read Register	
(IRQxxxMON)	
4.17. IRQ047 Batch Read Register (IRQ047MON)	
4.18. IRQ048 Batch Read Register (IRQ048MON)	
4.19. IRQ049 Batch Read Register (IRQ049MON)	
4.20. IRQ050 Batch Read Register (IRQ050MON)	
4.21. IRQ059 Batch Read Register (IRQ059MON)	
4.22. IRQ060/062/064/066/068/070/072/074/103/105/107/109/120/122/124/126 Batch	
Register (IRQxxxMON)	
4.23. IRQ061/063/065/067/069/071/073/075/104/106/108/110/ 121/123/125/127 Batc	
Register (IRQxxxMON)	
4.24. IRQ076/077/111 Batch Read Register (IRQxxxMON)	
4.25. IRQ078/113 Batch Read Register (IRQxxxMON)	
4.26. IRQ079/114 Batch Read Register (IRQxxxMON)	
4.27. IRQ080 Batch Read Register (IRQ080MON)	
4.28. IRQ081 Batch Read Register (IRQ081MON)	
4.29. IRQ082 Batch Read Register (IRQ082MON)	
4.30. IRQ083/084/085/086/087/088/089/090 Batch Read Register (IRQxxxMON)	421



4.31. IRQ091 Batch Read Register (IRQ091MON)	422
4.32. IRQ092/093/094/095 Batch Read Register (IRQxxxMON)	
4.33. IRQ102 Batch Read Register (IRQ102MON)	
4.34. IRQ112 Batch Read Register (IRQ112MON)	
4.35. IRQ115 Batch Read Register (IRQ115MON)	
4.36. IRQ117 Batch Read Register (IRQ117MON)	
4.37. IRQ118 Batch Read Register (IRQ118MON)	
4.38. IRQ119 Batch Read Register (IRQ119MON)	
4.39. IRQ116 Batch Read Register (IRQ116MON)	
4.40. USB ch.0 Odd Packet Size DMA Enable Register (ODDPKS)	
4.41. USB ch.1 Odd Packet Size DMA Enable Register (ODDPKS1)	
5. Usage Precautions	
CHAPTER 9: External Interrupt and NMI Control Sections	
1. Overview	
2. Block Diagram	438
Operations and Setting Procedure Examples	439
3.1. Operations of external interrupt control section	440
3.2. Operations of NMI control section	442
3.3. Returning from timer or stop mode	443
4. Registers	444
4.1. External Interrupt Enable Register (ENIR)	445
4.2. External Interrupt Factor Register (EIRR)	446
4.3. External Interrupt Factor Clear Register (EICL)	447
4.4. External Interrupt Factor Level Register (ELVR)	448
4.5. External Interrupt Factor Level Register 1 (ELVR1)	449
4.6. Non Maskable Interrupt Factor Register (NMIRR)	450
4.7. Non Maskable Interrupt Factor Clear Register (NMICL)	451
4.8. External Interrupt Factor Level Register 2 (ELVR2)	452
CHAPTER 10: DMAC	453
1. Overview of DMAC	
Configuration of DMAC	
2.1. DMAC and System Configuration	
2.2. I/O Signals of DMAC	
Functions and Operations of DMAC 3.1. Software-Block Transfer	
3.1. Software-Block Transfer	
3.3. Hardware-Demand Transfer	
3.5. Channel Priority Control	
4. DMAC Control	
4.2. DMAC Operation and Control Procedure for Software Transfer	
4.3. DMAC Operation and Control Procedure for Hardware (EM=0) Transfer	
4.4. DMAC Operation and Control Procedure for Hardware (EM=1) Transfer	
5. Registers of DMAC	
5.1. List of Registers	
5.2. Entire DMAC Configuration Register (DMACR)	
5.3. Configuration A Register (DMACA)	
5.4. Configuration B Register (DMACB)	497



5.5. Transfer Source Address Register (DMACSA)	500
5.6. Transfer Destination Address Register (DMACDA)	501
6. Usage Precautions	502
CHAPTER 11: DSTC	503
1. Overview of DSTC	504
2. DSTC Operations Overview and DSTC System Configuration	505
2.1 Operations Overview of DSTC	505
2.2 DSTC and System Configuration	507
3. Functions and Operations of DSTC	510
3.1. Settings of DES	511
3.1.1. Specifying Transfer Data Size	511
3.1.2. Setting Transfer Addresses	512
3.1.3. Specifying OuterReload	514
3.1.4. Setting Chain Start and Transfer End Notification	517
3.1.5. Other DES Settings	519
3.2. Control Functions of DSTC	522
3.2.1. DSTC internal Block Diagram	522
3.2.2. DESTP Register	522
3.2.3. Control of SW Transfer	
3.2.4. Control of HW Transfer	523
3.2.5. Arbitration of Transfer Requests	524
3.2.6. Read Skip Buffer Function	
3.2.7. Operation of the Transfer End	526
3.2.8. MONERS Register	
3.2.9. Standby Function	
3.3. Operation Flows of DSTC	
3.3.1. SW Transfer Flow	
3.3.2. HW Transfer Flow	534
3.3.3. Operation Flow after Specifying of DESP	536
Examples of DSTC Operations and Control	539
4.1. Transfer Operation Example 1	540
4.2. Transfer Operation Example 2	543
4.3. Transfer Operation Example 3	545
4.4. Transfer Operation Example 4	547
4.5. Transfer Operation Example 5	549
4.6. Examples of Controlling DSTC	
5. Registers and Descriptors of DSTC	556
5.1. Lists of Control Registers and DES	557
5.2. DESTP Register	558
5.3. HWDESP[n] Register	559
5.4. CMD Register	560
5.5. CFG Register	561
5.6. SWTR Register	563
5.7. MONERS Register	564
5.8. DREQENB[n] Register	567
5.9. HWINT[n] Register	568
5.10. HWINTCLR[n] Register	
5.11. DQMSK[n] Register	
5.12. DQMSKCLR[n] Register	
5.13. Descriptor 0 (DES0)	



5.14. Descriptor 1 (DES1)	576
5.15. Descriptor 2 (DES2)	578
5.16. Descriptor 3 (DES3)	578
5.17. Descriptor 4 (DES4)	579
5.18. Descriptor 5 (DES5)	579
5.19. Descriptor 6 (DES6)	579
CHAPTER 12: I/O Port	581
1. Overview	582
2. Configuration, Block Diagram, and Operation	583
3. Setup Procedure Example	591
4. Registers	592
4.1. Port Function Setting Register (PFRx)	596
4.2. Pull-up Setting Register (PCRx)	598
4.3. Port input/output Direction Setting Register (DDRx)	
4.4. Port Input Data Register (PDIRx)	
4.5. Port Output Data Register x (PDORx)	
4.6. Analog Input Setting Register (ADE)	
4.7. Extended Pin Function Setting Register (EPFRx)	
4.8. Extended Pin Function Setting Register 00 (EPFR00)	
4.9. Extended Pin Function Setting Register 01 (EPFR01)	
4.10. Extended Pin Function Setting Register 02 (EPFR02)	
4.11. Extension Function Pin Setting Register 03 (EPFR03)	
4.12. Extended Pin Function Setting Register 04 (EPFR04)	
4.13. Extended Pin Function Setting Register 05 (EPFR05)	
4.14. Extended Pin Function Setting Register 06 (EPFR06)	
4.15. Extended Pin Function Setting Register 07 (EPFR07)	
4.16. Extended Pin Function Setting Register 08 (EPFR08)	
4.17. Extended Pin Function Setting Register 09 (EPFR09)	
4.18. Extended Pin Function Setting Register 10 (EPFR10)	
4.19. Extended Pin Function Setting Register 11 (EPFR11)	
4.20. Extended Pin Function Setting Register 12 (EPFR12)	
4.21. Extended Pin Function Setting Register 13 (EPFR13)	
4.22. Extended Pin Function Setting Register 14 (EPFR14)	
4.23. Extended Pin Function Setting Register 15 (EPFR15)	
4.24. Extended Pin Function Setting Register 16 (EPFR16)	
4.25. Extended Pin Function Setting Register 17 (EPFR17)	
4.26. Extended Pin Function Setting Register 18 (EPFR18)	
4.27. Extended Pin Function Setting Register 19 (EPFR19)	
4.28. Extended Pin Function Setting Register 20 (EPFR20)	
4.29. Extended Pin Function Setting Register 21 (EPFR21)	
4.30. Extended Pin Function Setting Register 22 (EPFR22)	
4.31. Extended Pin Function Setting Register 23 (EPFR23)	
4.32. Extended Pin Function Setting Register 24 (EPFR24)	
4.33. Extended Pin Function Setting Register 25 (EPFR25)	
4.34. Extended Pin Function Setting Register 26 (EPFR26)	
4.35. Extended Pin Function Setting Register 27 (EPFR27)	
4.36. Extended Pin Function Setting Register 26 (EPFR26)	
4.37. Extended Pin Function Setting Register 29 (EPFR29)	
4.39. Extended Pin Function Setting Register 33 (EPFR33)	
Exteriora i ii i diretteri Cettilly Negletel De (El I Nee)	1 40



4.40. Extended Pin Function Setting Register 35 (EPFR35)	732
4.41. Special Port Setting Register (SPSR)	
4.42. Port Pseudo Open Drain Setting Register (PZRx)	
4.43. Port Drive capability Select Register (PDSRx)	
5. Usage Precautions	
CHAPTER 13: CRC (Cyclic Redundancy Check)	741
1. Overview of CRC	
2. CRC Operations	743
2.1. CRC calculation sequence	744
2.2. CRC use examples	
3. CRC Registers	
3.1. CRC Control Register (CRCCR)	
3.2. Initial Value Register (CRCINIT)	
3.3. Input Data Register (CRCIN)	
3.4. CRC Register (CRCR)	
CHAPTER 14: External Bus Interface	755
Overview of External Bus Interface	756
2. Block Diagram	
3. Operations	
3.1. Bus Access Mode	
3.2. SRAM and NOR Flash Memories Access	767
3.3. NAND Flash memory access	
3.3.1. Read access to NAND Flash memory	
3.3.2. Write (auto program) access	
3.3.3. Auto block erase access	
3.4. Issue of an 8-bit NAND Flash memory read/write command	
3.5. 8-bit NAND Flash memory status read	
3.6. 8-bit NAND Flash memory data write	
3.7. Automatic Wait Setup	
3.8. External RDY	
3.9. SDRAM Access	782
3.10. Interrupt Function	788
3.11. Access Mode	
3.12. SDRAM buffer read (TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products)	
4. Connection Examples.	
5. Setup Procedure Example	
6. Registers	
6.1. Mode 0 Register to Mode 7 Register (MODE0 to MODE7)	
6.2. Timing Register 0 to Timing Register 7 (TIM0 to TIM7)	
6.3. Area Register 0 to Area Register 7 (AREA0 to AREA7)	
6.4. ALE Timing Register 0 to 7 (ATIM0 to ATIM7)	
6.5. SDRAM Mode Register (SDMODE)	
6.6. Refresh Timer Register (REFTIM)	
6.7. Power Down Count Register (PWRDWN)	
6.8. SDRAM Timing Register (SDTIM)	
6.9. SDRAM Command Register (SDCMD)	
6.10. Memory Controller Register (MEMCERR)	
6.11. Division Clock Register (DCLKR)	
6.12. Error Status Register (EST)	



6.13. Write Error Address Register (WEAD)	837
6.14. Error Status Clear Register (ESCLR)	838
6.15. Access Mode Register (AMODE)	839
7. Usage Precautions	840
CHAPTER 15: SD Card Interface	9/1
Overview of SD Card Interface	
2. Registers	
2.1. SDMA System Address / Argument 2 Register	
2.2. Block Size Register	
2.3. Block Count Register	
2.4. Argument 1 Register	
2.5. Transfer Mode Register	
2.6. Command Register	
2.7. Response Register	
2.8. Buffer Data Port Register	
2.9. Present State Register	
2.10. Host Control 1 Register	
2.11. Power Control Register	
2.12. Block Gap Control Register	
2.13. Wakeup Control Register	
2.14. Clock Control Register	
2.15. Timeout Control Register	859
2.16. Software Reset Register	860
2.17. Normal Interrupt Status Register	
2.18. Error Interrupt Status Register	862
2.19. Normal Interrupt Status Enable Register	864
2.20. Error Interrupt Status Enable Register	865
2.21. Normal Interrupt Signal Enable Register	866
2.22. Error Interrupt Signal Enable Register	867
2.23. Auto CMD Error Status Register	868
2.24. Host Control 2 Register	869
2.25. Capabilities Register	870
2.26. Maximum Current Capabilities Register	874
2.27. Force Event Register for Auto CMD Error Status	875
2.28. Force Event Register for Error Interrupt Status	876
2.29. ADMA Error Status Register	878
2.30. ADMA System Address Register	879
2.31. Preset Value Registers	880
2.32. Shared Bus Control Register	
2.33. Slot Interrupt Status Register	883
2.34. Host Controller Version Register	884
2.35. AHB Config Register	885
2.36. Power Switching Register	889
2.37. Tuning Setting Register	
2.38. Tuning Status Register	
2.39. Power Switching Interrupt Status Register	
2.40. Power Switching Interrupt Status Enable Register	
2.41. Power Switching Interrupt Signal Enable Register	
2.42. MMC/eSD Control Register	
2.43. MMC Wait IRQ Control Register	
4.77, WIND WAILING OUILIUI NOUSEI	



2.45. MINO Response Check bit Register	900
2.46. Card Detect Setting Register	907
3. MMC Boot Operation	
3.1. Example of Controlling Alternative Boot Mode (Using ADMA)	
4. MMC Wait IRQ	
4.1. Example of Controlling Wait IRQ	
5. SDCLK	914
CHAPTER 16: Debug Interface	915
1. Overview and Configuration	916
2. Pin Description	917
2.1. Pins for Debug Purposes	918
2.2. Trace Pins	919
2.3. Functions Initially Assigned to Pins	920
2.4. Internal Pull-Ups of JTAG Pins	921
CHAPTER 17: Flash Memory	923
CHAPTER 18: Unique ID Register	925
1. Overview	926
2. Registers	927
2.1. Unique ID Register 0 (UIDR0: Unique ID Register 0)	928
2.2. Unique ID Register 1 (UIDR1: Unique ID Register 1)	
CHAPTER 19: Programmable CRC	931
1. Overview of the Programmable CRC	
1.1. Overview	
2. Configuration and Operation of the Programmable CRC	
2.1. Configuration of the Programmable CRC	
2.2. Operation of the Programmable CRC	
3. Methods for Controlling the Programmable CRC	
3.1. Control Flow for the Programmable CRC (during input data transfer from CPU)	
3.2. Control Flow for the Programmable CRC (during input data DMA transfer with DSTC)	
4. Registers of the Programmable CRC	
4.1. Control Register List	
4.2. CRC Computing Generator Polynomial Register	
4.3. CRC Computing Generator Polynomial Register	
4.4. CRC Computing Result XOR Value Register	
4.5. CRC Computing Configuration Register	
4.6. CRC Computing Configuration Register	
4.7. CRC Computing Output Data Register	
5. Example of the Programmable CRC Computing	
5.1. Computing Example 1	
5.2. Example of Computing 2	953
Appendixes	
A. Register Map	
1. Register Map	
1.1. FLASH_IF	
1.1.1. TYPE1-M4, TYPE2-M4 Products	
1 1 2 TVPF3-M4 Product	960



1.1.3. TYPE4-M4, TYPE5-M4, TYPE6-M4 Products	961
1.2. Unique ID	962
1.3. ECC Capture Address	962
1.4. Clock/Reset	963
1.4.1. TYPE1-M4, TYPE2-M4 Products	963
1.4.2. TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products	965
1.5. HW WDT	967
1.6. SW WDT	967
1.7. Dual_Timer	968
1.8. MFT	969
1.8.1. TYPE1-M4, TYPE2-M4 Products	969
1.8.2. TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products	972
1.9. PPG	975
1.10. Base Timer	978
1.11. IO Selector for Base Timer	979
1.12. QPRC	980
1.12.1. TYPE1-M4, TYPE2-M4, TYPE6-M4 Products	980
1.12.2. TYPE3-M4, TYPE4-M4, TYPE5-M4 Products	981
1.13. QPRC NF	982
1.14. A/DC	983
1.15. CR Trim	
1.16. EXTI	985
1.16.1. TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE4-M4 Products	
1.16.2. TYPE5-M4, TYPE6-M4 Products	
1.17. INT-Req. READ	
1.17.1. TYPE1-M4, TYPE2-M4, TYPE6-M4 Products	
1.17.2. TYPE3-M4, TYPE5-M4 Product	
1.17.3. TYPE4-M4 Product	
1.18. D/AC	
1.19. HDMI-CEC	
1.20. GPIO	
1.20.1. TYPE1-M4, TYPE2-M4, TYPE6-M4 Products	
1.20.2. TYPE3-M4 Product	
1.20.3. TYPE4-M4 Product	
1.20.4. TYPE5-M4 Product	
1.21. LVD	
1.22. DS_Mode	
1.23. USB Clock	
1.24. CAN_Prescaler	
1.25. MFS	
1.26. CRC	
1.27. Watch Counter	
1.28. RTC	
1.28.1. TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE6-M4 Products	
1.28.2. TYPE4-M4 Product	
1.28.3. TYPE5-M4 Product	
1.29. Low-speed CR Prescaler	
1.30. Peripheral Clock Gating	
1.30.1. TYPE1-M1, TYPE2-M4 Products	
1.30.2. TYPE3-IM4, TYPE4-IM4 Products	1055 1056



1.31. Smart Card Interface	1057
1.32. MFSI2S	1058
1.33. I2S Prescaler	1059
1.33.1. TYPE1-M4, TYPE2-M4, TYPE3-M4 Products	1059
1.33.2. TYPE4-M4 Product	1060
1.34. GDC_Prescaler	1061
1.35. EXT-Bus I/F	
1.35.1. TYPE1-M4 Product	1062
1.35.2. TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products	1065
1.36. USB	1068
1.37. DMAC	1070
1.38. DSTC	1072
1.39. CAN	1074
1.40. Ethernet-MAC	1076
1.41. Ethernet-Control	1076
1.42. I2S	1077
1.43. SD-Card	1077
1.44. CAN FD	1078
1.45. Programmable-CRC	1081
1.46. WorkFlash_IF	1081
1.47. High-Speed Quad SPI Controller	1082
1.47.1. TYPE1-M4, TYPE2-M4, TYPE3-M4 Products	1082
1.47.2. TYPE4-M4 Product	1085
1.48. HyperBus Interface	1088
1.49. GDC Sub System Controller	1089
1.50. GDC Sub System SDRAM Controller	1092
B List of Notes	1093
Notes when High-speed CR is Used for the Master Clock	1094
C Major Changes	1096
1. Major Changes	1097
Revision History	1101

CHAPTER 1: System Overview



This chapter explains the system overview.

- 1. Bus Architecture
- 2. Cortex-M4F Architecture
- 3. Mode



1. Bus Architecture

This section explains the bus architecture.

For this family bus, AHB Bus Matrix circuit actualizes a multi-layer bus. Master and slave architectures are shown below:

■ Master

- Cortex-M4F CPU(I-code Bus, D-code Bus, System Bus)
- Ethernet/SD-Card/GDC
- DMAC
- DSTC

■ Slave

- On-chip Flash Memory (MainFlash, WorkFlash)
- On-chip SRAM (SRAM0, SRAM1, SRAM2)
- External Bus
- USB ch.0/ch.1
- AHB-AHB Bus Bridge
- AHB-APB Bus Bridge (APB0 to APB2)

See Figure 1-1 for the bus block diagram.

Features

■ RAM Architecture

This family divides the on-chip SRAM area into three separate SRAM (SRAM0, SRAM1, and SRAM2). SRAM0 is connected to the I-Code bus and D-Code bus of the Cortex-M4 core. SRAM1 and SRAM2 are connected to the System bus of the Cortex-M4 core. Also, SRAM0, SRAM1, and SRAM2 are connected to DMAC and other bus masters. This allows for preventing conflicts to RAM by multiple bus masters such as CPU and DMAC and allows for improving the performance.

Also, because the divided RAM address areas are serial, RAM area can be utilized to the maximum extent.

■ APB Extension Bus

APB1 and APB2 Peripheral Buses are APB extension bus that the following functions are originally added based on AMBA3.0. (APB0 is not included.)

Supporting Halfword (16 bits) and Byte(8 bits) Accesses

For supported registers, halfword access and byte access are enabled.

See A. Register Map in Appendixes for the supported registers.

Adding Read-Modify-Write (RMW) Signal

HMASTLOCK signal in bit-band operations is used to generate.

RMW signal is a signal added to prevent that an unrelated flag is cleared mistakenly in read-modify-write process of bit-band operations.

The corresponding flag reads 1 in read during the read-modify-write process and is designed to ignore 1 write.

This prevents any unrelated flag from being mistakenly cleared in the next write when the flag is set immediately after the read in the sequence from read to modify to write.

For the corresponding flags and registers, it is described that "regardless of bit values, 1 can be read in "Read-Modify-Write".



Notes:

- Bit-band operation must not be performed to a register which RMW is prohibited.
- When Read-Modify-Write process is performed over the software without bit-band operation,
 RMW signal is not output.
 - Therefore, in this case, the flag value can be read in read operation although a register supports RMW process, and it is necessary not to be cleared an unrelated flag mistakenly in write operation.
- For the details of bit-band operations, see the "Cortex-M4 Technical Reference Manual".

■ Priority Level

A priority of the bus right is determined in round-robin fashion.

■ Endian


This family uses Little endian byte order.



1.1 Bus Block Diagram

Figure 1-1 illustrates the bus block diagram.

Figure 1-1 Bus Block Diagram



Note:

There are some areas to which no DMA transfer can be performed. For details, see the Access other than CPU column in Table 1-1.



1.2 Memory Architecture

This section shows the memory architecture.

For this family, 4G-byte address space is available.

Maximum 4M-byte FLASH memory, maximum 512K-byte SRAM0 area, maximum 256K-byte SRAM1 area, and maximum 256K-byte SRAM2 area are defined.

Also, as an external bus area, 2G-byte area from 0x60000000 to 0xDFFFFFFF is defined. An external memory device can be connected to this area.

Section 1.3 Memory Map illustrates the memory map, and Section 1.4 Peripheral Address Map illustrates the peripheral address map.


For the details of Cortex-M4F private peripheral area and bit-band area shown in Figure 1-2, see Cortex-M4 Technical Reference Manual.



1.3 Memory Map

Figure 1-2 illustrates the memory map.

Figure 1-2 Memory Map



Notes:

- Do not access to reserved area.
- For the details of flash memory, see Flash Programming Manual of the product used.
- Do not perform DMA-transfer to bit-band area.
- TYPE4-M4 products 0xB000_0000 to 0xDFFF_FFFF is the GDC area. For GDC more information, please refer to the GDC Part.



1.4 Peripheral Address Map

Table 1-1 shows the peripheral address map.

Table 1-1 Peripheral Address Map

Start Address	End Address	Bus	Access other than CPU	Peripheral	Register Map	CHAPTER
0x4000_0000	0x4000_0FFF	АНВ	Disabled	FLASH IF Register (Main)/ Unique ID Register	FLASH_IF/ Unique ID	*1 Chapter17 Chapter18
0x4000_1000	0x4000_FFFF			Reserved	-	-
0x4001_0000	0x4001_0FFF			Clock and Reset Control	Clock / Reset	Chapter 2-1 Chapter 3 Chapter 4 Chapter 6
0x4001_1000	0x4001_1FFF			Hardware Watchdog Timer	HW WDT	Chapter 1 in Timer
0x4001_2000	0x4001_2FFF	APB0	Disabled	Software Watchdog Timer	SW WDT	Part
0x4001_3000	0x4001_4FFF			Reserved	-	-
0x4001_5000	0x4001_5FFF			Dual Timer	Dual_ Timer	Chapter 2 in Timer Part
0x4001_6000	0x4001_FFFF			Reserved	-	-
0x4002_0000	0x4002_0FFF			Multi-function Timer unit0		
0x4002_1000	0x4002_1FFF			Multi-function Timer unit1	MFT	Chapter 6 in Timer Part
0x4002_2000	0x4002_2FFF			Multi-function Timer unit2		
0x4002_3000	0x4002_3FFF			Reserved	-	-
0x4002_4000	0x4002_4FFF			PPG	PPG	Chapter 7-2 in Timer Part
0x4002_5000	0x4002_5FFF	APB1		Base Timer	Base Timer/ Base Timer Selector	Chapter 5-1 Chapter 5-2 in Timer Part
0x4002_6000	0x4002_6FFF			QPRC	QPRC	Chapter 8-1 Chapter 8-2 in Timer Part
0x4002_7000	0x4002_7FFF			A/D Converter	A/DC	Chapter 1-1 Chapter 1-2 Chapter 1-3 in Analog Macro Part
0x4002_8000	0x4002_DFFF			Reserved	-	-
0x4002_E000	0x4002_EFFF			High speed CR trimming	CR Trim	Chapter 2-3

^{*1:} For the details of Flash IF Register, see Flash Programming Manual of the product used.

CHAPTER 1: System Overview



Start Address	End Address	Bus	Access other than CPU	Peripheral	Register Map	CHAPTER				
0x4002_F000	0x4002_FFFF			Reserved	-	-				
0x4003_0000	0x4003_0FFF			External Interrupt	EXTI	Chapter 9				
0x4003_1000	0x4003_1FFF			Interrupt Factor Check Register	INT-Req READ	Chapter 8				
0x4003_2000	0x4003_2FFF			Reserved	-	-				
0x4003_3000	0x4003_3FFF			D/A Converter	D/AC	Chapter 2 in Analog Macro Part				
0x4003_4000	0x4003_4FFF			HDMI-CEC	HDMI-CEC	Chapter 6-1 Chapter 6-2 Chapter 6-3 in Communication Macro Part				
0x4003_5000	0x4003_50FF			Low Voltage Detection	LVD	Chapter 5				
0x4003_5100	0x4003_5FFF			Deep standby control block	DS_Mode	Chapter 6				
0x4003_6000	0x4003_6FFF			USB clock generation block/ USB/Ethernet clock generation block	USB Clock	Chapter 2-2 Chapter 2-3 in Communication Macro Part				
0x4003_7000	0x4003_7FFF			CAN Prescaler	CAN_ Prescaler	Chapter 5-1 in Communication Macro Part				
0x4003_8000	0x4003_8FFF	APB2	Enabled	Multi-function serial	MFS	Chapter 1-1 Chapter 1-2 Chapter 1-3 Chapter 1-4 Chapter 1-5 in Communication Macro Part				
0x4003_9000	0x4003 9FFF			CRC	CRC	Chapter 13				
0x4003_A000	0x4003_AFFF			Watch counter	Watch Counter	Chapter 3-1 Chapter 3-2 in Timer Part				
0x4003_B000	0x4003_BFFF			Real time clock	RTC	Chapter 4-1 Chapter 4-2 Chapter 4-3 in Timer Part				
0x4003_C000	0x4003_C8FF							Clock Stop /Low Speed CR Prescaler	Peripheral Clock Gating Low-speed CR Prescaler	Chapter 2-2 Chapter 2-4
0x4003_C900	0x4003_C9FF							Smart Card Interface	Smart Card Interface	Chapter 10 In Communication Macro Part
0x4003_CA00	0x4003_CAFF			Multi-function serial MFS-I2S	MFSI2S	Chapter 1-6 In Communication Macro Part				
0x4003_CB00	0x4003_CFFF			Reserved	-	=				



Start Address	End Address	Bus	Access other than CPU		Peripheral	Register Map	CHAPTER															
0x4003_D000	0x4003_D0FF				I2S Prescaler	I2S Prescaler	Chapter 7-1 In Communication Macro Part															
0x4003_D100	0x4003_DFFF	APB2	Enabled	C	GDC Prescaler *3	GDC Prescaler	GDC Part															
0x4003_E000	0x4003_EFFF				Reserved	-	-															
0x4003_F000	0x4003_FFFF				External Bus I/F	EXT-Bus I/F	Chapter 14															
0x4004_0000	0x4004_FFFF				USB ch.0	USB	Chapter 3-1 Chapter 3-2 in Communication Macro															
0x4005_0000	0x4005_FFFF				USB ch.1	USB	Part															
0x4006_0000	0x4006_0FFF				DMAC	DMAC	Chapter 10															
0x4006_1000	0x4006_1FFF				DSTC	DSTC	Chapter 11															
0x4006_2000	0x4006_2FFF				CAN ch.0	CAN	Chapter 5-2 in Communication Macro															
0x4006_3000	0x4006_3FFF				CAN ch.1	CAN	Part															
0x4006_4000	0x4006_5FFF	AHB			Ethernet MAC	Ethernet MAC	-															
0x4006_6000	0x4006_6FFF		AHB Enabled		Ethe	rnet System Control	Ethernet Control	-														
0x4006_7000	0x4006_BFFF				Reserved	-	-															
0x4006_C000	0x4006_CFFF				128	I2S	Chapter 7-2 In Communication Macro Part															
0x4006_D000	0x4006_DFFF	1		Reserved		-	-															
0x4006_E000	0x4006_EFFF	1			SD-Card I/F	SD Card IF	Chapter 15															
0x4006_F000	0x4006_FFFF				GPIO	GPIO	Chapter 12															
0x4007_0000	0x4007_FFFF																		CAN ch.2 (CAN-FD)	AN ch.2 (CAN-FD)	CAN-FD	Chapter 5-3 In Communication Macro Part
0x4008_0000	0x4008_0FFF		Programmable-CRC Programmable-CRC		Programmable-CRC Programmabl e-CRC C		Chapter 19															
0x4008_1000	0x41FF_FFFF		Reserved		Reserved	-	-															
0x200E_0000	0x200E_1000	AHB	Enabled	Flas	h IF register (Work)	Work FLASH IF	*2															
0xD000_0000	0xD000_0FFF	AHB	Enabled	High-Speed Quad-SPI *4		High-Speed Quad SPI	Chapter 8 In Communication Macro Part															
0xD090_0000	0xD0A0_3FFF				-	-																
0xD0A0_4000	0xD0A0_4FFF	ALID	Fraklad	GDC	High-Speed Quad-SPI *4	High-Speed Quad-SPI	000 0-1															
0xD0A0_5000	0xD0A0_5FFF	AHB	Enabled	*3	HyperBus Interface	HyperBus Interface	GDC Part															
0xD0A0_6000	0xDFFF_FFFF]			-	-																

^{*2:} For the details of Flash IF register (Work), refer to Flash Programming Manual" of the product used.

^{*3:} For more information about the GDC, please refer to GDC Part.

^{*4:} Since the product TYPE differ equipped address map, please refer to the A. Register Map.



2. Cortex-M4F Architecture

This section explains the core architecture used in this family.

Cortex-M4F core block architecture* used in this family is as follows:

- Cortex-M4 Core
- NVIC
- FPU
- DWT
- ITM
- FPB
- MPU
- ETM
- нтм
- SWJ-DP
- TPIU
- ETB
- ROM Table

Cortex-M4 Core

High-performance 32-bit processor core (Arm Cortex-M4 core) is equipped with this family.

This peripheral manual does not describe the details of Cortex-M4 core.

For the details, see "Cortex-M4 Technical Reference Manual".

- Cortex-M4 Core Version

For the version of Cortex-M4 core, see Data Sheet of the product used.

NVIC (Nested Vectored Interrupt Controller)

For this family, one NMI (non-maskable interrupt) and maximum 128 peripheral interrupts (IRQ0 to IRQ127)*1 can be used.

Also, interrupt priority register (from 0xE000E400) is comprised of 4 bits, and 16 interrupt priority levels can be configured.

For the details of peripheral interrupts, see the chapter of the target "Interrupts" after check the product currently used with Configuration of interrupts, and for NMI operations, see also another chapter External Interrupt and NMI Control Block.

NMI pin is assigned for a combined use with a general-purpose port. Its initial value after a reset release is set to the general-purpose port, and NMI input is masked.

When NMI is used, enable NMI in the port setting.

For the details, see another chapter I/O Port.

* 1: Cortex-M4 Technical Reference Manual defines an exception type: IRQ as an external interrupt. In this peripheral manual, to distinguish from an interrupt by an external pin External Interrupt and NMI Control Block, the exception type: IRQ is indicated as a peripheral interrupt.

^{*:} The architecture varies depending on the products. For details, see 2.1 Option Configuration.



- SysTick Timer

SysTick Timer is a system timer for OS task management integrated into NVIC.

This family generates STCLK through dividing HCLK by eight and sets the values of SysTick Calibration Value Register (Address: 0xE000E01C) as shown below:

bit31: NOREF = 0 bit30: SKEW = 1

bit23:0: TENMS = 0x0186A0 (100000)*1

*1: TENMS value is set to a value which becomes 10 ms when 1/8 clock of HCLK is input to STCLK and that HCLK is in 80 MHz (10 MHz in 1/8 case).

The value of TENMS is not always 10 ms because HCLK can be changed to another frequency with the clock control block. Therefore, it is required to calculate an appropriate interrupt timing according to HCLK frequency.

FPU (Floating Point number processing Unit)

This family is equipped with a Cortex-M4 optional component FPU.

FPU has the following features:

- Conforms to IEEE754 Standard
- Single Precision Floating Point number processing Unit
- High Precision Fused MAC Calculation

DWT (Data Watchpoint & Trace Unit)

This family is equipped with DWT to use as the debug function.

DWT contains four comparators, and each comparator can be set as a hardware watchpoint.

ITM (Instrumentation Trace Macrocell)

This family is equipped with ITM as a debug function.

ITM is an optional application driven trace source that supports printf style debugging. The operation system (OS) and application event are traced, and the system diagnostic information is sent.

FPB (Flash Patch & Breakpoint)

FPB has the following functions:

- Hardware Breakpoint function
- The function of remapping from Code memory space (FLASH memory) to SRAM space.

FPB is equipped with six instruction comparators and two literal comparators.

MPU (Memory Protection Unit)

This family is equipped with a Cortex-M4 optional component MPU, and maximum eight areas can be defined.



ETM (Embedded Trace Macrocell)

This family is equipped with a Cortex-M4 optional component ETM to support instruction trace.

HTM (AMB AHB Trace Macrocell)

This family is equipped with a Cortex-M4 optional component HTM to support AHB trace.

SWJ-DP

This family is equipped with SWJ-DP to support both serial wire protocol and JTAG protocol.

TPIU (Trace Port Interface Unit)

ETM/ITM trace information is output via TPIU.

ETB (Embedded Trace Buffer)

ETM/HTM trace information can be stored into RAM(2KB).

ROM Table

ROM table provides the address information of a debug component to an external debug tool.



2.1 Option Configuration

Table 2-1 shows the option configuration of this family for Cortex-M4 core. For detail of feature, see Cortex-M4 Technical Reference Manual.

Table 2-1 Option configuration

Feature	TYPE1-M4 TYPE6-M4	TYPE2-M4	TYPE3-M4 TYPE5-M4	TYPE4-M4
Memory Protection Unit (MPU)	Present	Present	Present	Present
Flash Patch and Breakpoint Unit (FPB)	Present	Present	Present	Present
Data Watchpoint and Trace Unit (DWT)	Present	Present	Present	Present
Instrumentation Trace Macrocell Unit (ITM)	Present	Present	Present	Present
Embedded Trace Macrocell (ETM)	Present*	Not present	Present	Present
Advanced High-performance Bus Access Port (AHB-AP)	Present	Present	Present	Present
AHB Trace Macrocell (HTM) interface and Embedded Trace Buffer (ETB)	Not present	Not present	Present	Not present
Trace Port Interface Unit (TPIU)	Present	Not present	Present	Present
Wake-up Interrupt Controller (WIC)	Not present	Not present	Not present	Not present
Debug Port AHB-AP interface	SWJ-DP	SWJ-DP	SWJ-DP	SWJ-DP
Floating-Point Unit (FPU)	Present	Present	Present	Present
Bit-banding	Present	Present	Present	Present
ROM Table	Present	Present	Present	Present
Interrupts	128	128	128	128
Interrupt priority levels	16	16	16	16
Data endianness	Little-endian	Little-endian	Little-endian	Little-endian
Number of watchpoint comparators	4	4	4	4
Number of breakpoint comparators	Instruction: 6 Literal: 2	Instruction: 6 Literal: 2	Instruction: 6 Literal: 2	Instruction: 6 Literal: 2
Reset all registers	Present	Present	Present	Present

^{*:} Some products do not have this function. For details, see Block Diagram in Data Sheet of the product used.



3. Mode

This section explains the function of operating modes.

In this family, the following operating modes can be used:

User Mode

Internal ROM (Flash memory) Startup: CPU obtains a reset vector from Flash memory and starts operations.

Serial Writer Mode

Serial write to Flash memory is enabled.

*: For the details of this mode, see Flash Programming Manual of the product used.

Operating modes are determined after a release of respective power-on reset, low voltage detection reset, and INITX pin input reset.

*: For the details of power consumption control and clock selection modes, see other chapters Low Power Consumption Mode and Clock.

How to Set Operating Mode

Operating modes are configured by MD pins' (MD1 and MD0) inputs.

ME) Pins	Operating Made		
MD1	MD0	Operating Mode		
-	0	User Mode Internal ROM(Flash memory) Startup		
0	1	Serial Writer Mode		
1	1	Setting is prohibited.		

Startup Sequence

Processes to determine operating modes in the startup sequence are shown below:

- 1. MD Pin Sampling
- 2. Determining Operating Mode and Retaining Mode Data

The descriptions of these processes are as follows:

1. MD Pin Sampling

Operating mode is configured by MD pin inputs (MD1, MD0). These inputs are sampled by power-on reset, low-voltage detection reset, and INITX pin input reset.

Until each reset, which is the sampling factor, is released, MD1 and MD0 pin inputs need to be determined.

2. Determining Operating Mode and Retaining Mode Data

MD1 and MD0 which are sampled by respective resets are retained until respective resets are input again.

Operating modes are determined by the retained MD1 and MD0. Therefore, even MD1 and MD0 are changed after a reset is released, it does not affect an operating mode.

MD1 pin

MD1 pin is used also as GPIO. This pin can be continually used as GPIO after setting a mode.

CHAPTER 2-1: Clock



This chapter explains the operating clock.

- 1. Clock Generation Unit Overview
- 2. Clock Generation Unit Configuration/Block Diagram
- 3. Clock Generation Unit Operations
- 4. Clock Setup Procedure Examples
- 5. List of Clock Generation Unit Registers
- 6. Clock Generation Unit Usage Precautions



1. Clock Generation Unit Overview

This section provides an overview of the clock generation unit.

The clock generation unit generates various types of clocks used to operate the MCU.

Source clock is the generic name for external and internal oscillation clocks of this MCU.

The following five types of clocks are source clocks:

- Main clock (CLKMO)
- Sub clock (CLKSO)
- High-speed CR clock (CLKHC)
- Low-speed CR clock (CLKLC)
- Main PLL clock (CLKPLL)

Select one from the source clocks. In this chapter, the selected clock is referred to as the master clock. The master clock is a source of internal bus clocks used to operate this MCU.

Dividing the master clock frequency can generate a base clock. In addition, dividing the base clock can generate each bus clock.

In this chapter, the base clock and bus clocks are referred to as internal bus clocks. The following five types of clocks are internal bus clocks:

- Base clock (FCLK/HCLK)
- APB0 bus clock (PCLK0)
- APB1 bus clock (PCLK1)
- APB2 bus clock (PCLK2)
- TRACE clock (TPIUCLK)

In addition to source clocks, the master clock, and internal bus clocks, the following clocks are provided:

- USB clock
- USB/Ethernet clock
- CAN prescaler clock
- I²S clock
- GDC clock
- Software watchdog timer count clock

The following shows the features of the clock generation unit.

- It can set the oscillation stabilization wait time of the main clock (CLKMO).
- It can set the interrupt which generates at completing the oscillation stabilization wait time of the main clock (CLKMO).
- It can set the oscillation stabilization wait time of the sub clock (CLKSO).
- It can set the interrupt which generates at completing the oscillation stabilization wait time of the sub clock (CLKSO).
- It can set the oscillation stabilization wait time of the main PLL clock (CLKPLL).
- It can set the interrupt which generates at completing the oscillation stabilization wait time of the main PLL clock (CLKPLL).
- It can set the PLL multiplication ratio.
- It can select the master clock.
- It can set the frequency division ratio of each internal bus clock frequency.
- It can select run or stop of the APB1 and APB2 bus clocks.
- It can set the frequency division ratio of the software watchdog timer count clock frequency.
- It can set run/stop of the software watchdog timer count clock.
- It can set the watchdog timer count operation in debug mode.
- It includes registers for enabling clock-related interrupts, checking interrupt status, and clearing interrupt factors.
- It can use clock gear function. (TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products)



2. Clock Generation Unit Configuration/Block Diagram

This section explains configuration of the clock generation unit.

Source Clocks

Source clock is the generic name for external and internal oscillation clocks of this MCU. The following five types of clocks are source clocks:

■ Main clock (CLKMO)

CLKMO is generated by connecting a crystal oscillator etc. to the main clock oscillation pins (X0, X1), or input using an external clock.

■ Sub clock (CLKSO)

CLKSO is generated by connecting a crystal oscillator etc. to the sub clock oscillator pins (X0A, X1A), or input using an external clock.

■ High-speed CR clock (CLKHC)

CLKHC is an output clock for the high-speed CR oscillator.

■ Low-speed CR clock (CLKLC)

CLKLC is an output clock for the low-speed CR oscillator.

Note:

The low-speed CR clock is a clock after a prerscaler.
 For details on the low-speed CR clock prescaler, see Chapter "Low-speed CR Clock Prescaler".

■ Main PLL clock (CLKPLL)

CLKPLL is generated by multiplying the main clock (CLKMO) or high-speed CR clock (CLKHC) using the PLL Clock Multiplication Circuit (PLL Oscillation Circuit).

Master Clock

The signal selected from source clocks are referred to as the master clock.

The master clock is a source for all bus clocks.

- See 1. Notes when high-speed CR is used for the master clock in B. List of Notes when you use the following clock for the master clock.
- High-speed CR clock
- Main PLL clock (When selecting high-speed CR clock for the input clock of PLL)
- The master clock value should not be larger than the maximum value in Internal operating clock frequency: Fcc(Base clock HCLK/FCLK) of AC Specifications in Data Sheet.



Internal Bus Clocks

The following signals are bus clocks generated internally.

■ Base clock (HCLK/FCLK)

HCLK and FCLK are collectively called the base clock. Both HCLK and FCLK are supplied to the CPU. HCLK is a clock for macro connected to the AHB bus.

The clock frequency can be set to between 1/1 and 1/16 frequency of the master clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

In sleep mode, the CPU stops the supply of HCLK while continuing the supply of FCLK.

■ APB0 bus clock (PCLK0)

PCLK0 is a clock for peripheral macro connected to the APB0 bus.

The clock frequency can be set to between 1/1 and 1/8 frequency of the base clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

■ APB1 bus clock (PCLK1)

PCLK1 is a clock for peripheral macro connected to the APB1 bus.

The clock frequency can be set to between 1/1 and 1/8 frequency of the base clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

The supply of the clock can be also stopped by setting a register.

■ APB2 bus clock (PCLK2)

PCLK2 is a clock for peripheral macro connected to the APB2 bus.

The clock frequency can be set to between 1/1 and 1/8 frequency of the base clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

The supply of the clock can be also stopped by setting a register.

■ TPIU clock (TPIUCLK)

TPIUCLK is a clock for TRACE.

The clock frequency can be set to between 1/1 and 1/8 frequency of the base clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode and deep standby stop mode.

This clock output is enabled only for the products equipped with ETM.

Clocks Other than Source Clocks and Internal Bus Clocks

■ USB clock

This clock generates a clock at 48 MHz, used by USB communication.

It sets the PLL oscillator for USB to generate a USB clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

This clock can be set independently regardless of the frequency of the master clock.

For USB clock operation settings, see Chapter USB clock generation in Communication Macro Part.



■ USB/Ethernet clock

This clock generates a clock at 48 MHz, used by USB communication.

Also, it generates a clock for Ethernet.

It sets the PLL oscillator for USB/Ethernet to generate a USB/Ethernet clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

This clock can be set independently regardless of the frequency of the master clock.

For the operation setting of PLL for USB/Ethernet, see the chapter USB/Ethernet PLL Clock Generation in Communication Macro Part.

■ CAN prescaler clock

This clock is the same clock as CLKPLL, used for CAN prescaler.

The frequency division used for the clock must be configured on the prescaler side.

This clock stops in RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

The supply of the clock can be also stopped by setting a register.

For operation settings of CAN prescaler, see Chapter CAN Prescaler in Communication Macro Part.

■ I²S prescaler clock

This clock generates a clock used by I²S communication.

It sets the PLL oscillator for I²S to generate I2S clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

This clock can be set independently regardless of the frequency of the master clock.

For I²S clock operation settings, see Chapter I²S clock generation in Communication Macro Part.

■ GDC prescaler clock

This clock generates a clock used by GDC.

It sets the PLL oscillator for GDS to generate GDS clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.

This clock can be set independently regardless of the frequency of the master clock.

For GDC clock operation settings, see GDC Part.

■ Software watchdog timer count clock (SWDOGCLK)

SWDOGCLK is a clock for the software watchdog timer connected to the APB0 bus.

The clock frequency can be set to between 1/1 and 1/8 frequency of the APB0 bus clock.

This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.


For operation settings of the software watchdog timer, see Chapter Watchdog Timer in Timer Part.



Block Diagram

Figure 2-1, Figure 2-2 shows the block diagram of the clock generation unit.

Figure 2-1 Block Diagram of Clock Generation Unit (TYPE1-M4, TYPE2-M4)



- *1: For details on VBAT Domain, see Chapter VBAT Domain.
- *2: PSW TMR:PINC (PLL input clock select bit)
- *3: SCM_CTL:RCS[2:0] (Master clock switch control bits)
- *4: The master clock frequency should not be larger than the maximum frequency of base clock (HCLK /FCLK). For the maximum frequency of base clock (HCLK/FCLK), see Data Sheet of the product used.






Figure 2-2 Block Diagram of Clock Generation Unit (TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4)

- *1: For details on VBAT Domain, see Chapter VBAT Domain.
- *2: PSW_TMR:PINC (PLL input clock select bit)
- *3: SCM_CTL:RCS[2:0] (Master clock switch control bits)
- *4: The master clock frequency should not be larger than the maximum frequency of base clock (HCLK/FCLK). For the maximum frequency of base clock (HCLK/FCLK), see Data Sheet of the product used.



3. Clock Generation Unit Operations

This section explains the clock generation unit.

3.1 Selecting the Clock Mode

Definition of Clock Mode (Selecting the Master Clock)

The MCU clock mode is defined by the source clock selected by the system clock mode control register. Five types of clock modes are provided: Main clock mode, sub clock mode, high-speed CR clock mode, low-speed CR clock mode, and main PLL clock mode.

■ Main clock mode

In main clock mode, the main clock (CLKMO) is used as a master clock. The clock runs a bus clock used to operate the CPU, and most peripheral functions.

Status of the PLL clock (CLKPLL) differs depending on the setting of the PLLE bit in the System Clock Mode Control Register (SCM_CTL), and the sub clock (CLKSO) depends on the SOSCE bit in the System Clock Mode Control Register (SCM_CTL). The high-speed CR clock (CLKHC) and low-speed CR clock (CLKLC) cannot be stopped by user program.

■ Sub-clock mode

In sub clock mode, the sub clock (CLKSO) is used as a master clock. The clock runs a bus clock used to operate the CPU, and most peripheral functions.

The main clock (CLKMO), high-speed CR clock (CLKHC), and main PLL clock (CLKPLL) are stopped by hardware. The low-speed CR clock (CLKLC) cannot be stopped by user program.

■ High-speed CR clock mode

In high-speed CR clock mode, the high-speed CR clock (CLKHC) is used as a master clock. The clock runs a bus clock used to operate the CPU, and most peripheral functions.

Statuses of the main clock (CLKMO), main PLL clock (CLKPLL), and sub clock (CLKSO) differ depending on the settings of MOSCE, PLLE, and SOSCE bits in the System Clock Mode Control Register (SCM_CTL). The high-speed CR clock (CLKHC) and low-speed CR clock (CLKLC) cannot be stopped by user program.

■ Low-speed CR clock mode

In low-speed CR clock mode, the low-speed CR clock (CLKLC) is used as a master clock. The clock runs a bus clock used to operate the CPU, and most peripheral functions.

In low-speed CR clock mode, the main clock (CLKMO), high-speed CR clock (CLKHC), and main PLL clock (CLKPLL) are stopped by hardware. Status of the sub clock (CLKSO) differs depending on the setting of the SOSCE bit in the System Clock Mode Control Register (SCM_CTL).

■ Main PLL clock mode

In main PLL clock mode, the main PLL clock (CLKPLL) is used as a master clock. The clock runs a bus clock used to operate the CPU, and most peripheral functions.

Status of the sub clock (CLKSO) differs depending on the setting of the SOSCE bit in the System Clock Mode Control Register (SCM_CTL). The high-speed CR clock (CLKHC) and low-speed CR clock (CLKLC) cannot be stopped by user program.



3.2 Internal Bus Clock Frequency Division Control

This section explains the internal bus clock frequency division.

Frequency division ratio from the base clock can be set independently for each internal bus clock. This function can set the operating frequency optimized for each circuit.

The maximum frequency of the internal bus clock differs by product. For details, see Data Sheet of the product used.

To set the frequency division ratio of internal bus clocks, use the Base Clock Prescaler Register (BSC_PSR), APB0 Prescaler Register (APBC0_PSR), APB1 Prescaler Register (APBC1_PSR), APB2 Prescaler Register (APBC2_PSR), and Trace Clock Prescaler Register (TTC_PSR). For details on each register, see 5. List of Clock Generation Unit Registers.

Setting the Bus Clock Frequency Division

- The set frequency division ratio is not cleared by a software reset. The latest value is retained before the software reset.
- The value is initialized by a reset other than software resets.

 Before changing the initially set master clock to a faster source clock, be sure to set the frequency division ratio.
- If a combined value of master clock, PLL multiplication, and frequency division ratio settings exceeds the maximum operating frequency of each internal bus, the operation corresponding to the setting is not guaranteed.



3.3 PLL Clock Control

This section explains the PLL clock control.

The PLL Clock Control Circuit is used to generate the main PLL clock from the main clock or high-speed CR clock. The PLL Oscillation Circuit can enable/disable operation (oscillation), select the input clock, set the stabilization wait time, and set the multiplication.

PLL Operation

The following explains operation of the main PLL clock.

- Configure the following settings using the PLL Clock Oscillation Stabilization Wait Time Setup Register (PSW TMR).
 - Selecting the PLL input clock
 - Setting the main PLL clock stabilization wait time
- The PLL oscillation enable bit (PLLE) of the System Clock Mode Control Register (SCM_CTL) must be enabled to let the PLL Circuit start oscillating.
- When the PLL clock stabilization wait time has elapsed, and the "PLL oscillation stable bit" of the System Clock Mode Status Register (SCM_STR) indicates a stable state, the preparation for transition to main PLL clock mode completes.
- Master clock switch control bit (RCS[2:0]) of the System Clock Mode Control Register (SCM_CTL) must be set to main PLL clock mode (RCS[2:0]=010) to change to main PLL clock mode.

Setting the Main PLL Clock Oscillation Stabilization Wait Time

The details are given in 5.10 PLL Clock Stabilization Wait Time Setup Register (PSW TMR).

Notes:

- For block diagram of the PLL Clock Control Circuit, see 2. Clock Generation Unit Configuration/Block Diagram.
- For the order of frequency division settings for each internal bus clock, see 4 Clock Setup Procedure Examples.
- For the oscillation stabilization wait time, see 3.4 Oscillation Stabilization Wait Time.
- When selecting high-speed CR in the input clock of PLL, see 1. Notes when high-speed CR is used for the master clock in B. List of Notes of Appendixes.

Setting the Multiplication Ratio to Generate the Main PLL Clock

Each frequency division clock in the PLL Multiplication Circuit must be set using PLL Control Register 1 (PLL_CTL1) and PLL Control Register 2 (PLL_CTL2). The following Table 3-1 provides example of frequency division settings.



Table 3-1 Example of PLL Multiplication Ratio Settings

Input clock	K	PLLin	N	PLLout	М	CLKPLL
4 MHz	1	4 MHz	20	320 MHz	4	80 MHz
4 MHz	1	4 MHz	30	240 MHz	2	120 MHz
4 MHz	1	4 MHz	40	320 MHz	2	160 MHz
4 MHz	1	4 MHz	50	400 MHz	2	200 MHz
5 MHz	1	5 MHz	24	240 MHz	2	120 MHz
5 MHz	1	5 MHz	30	300 MHz	2	150 MHz
5 MHz	1	5 MHz	32	320 MHz	2	160 MHz
5 MHz	1	5 MHz	40	400 MHz	2	200 MHz
6 MHz	1	6 MHz	20	240 MHz	2	120 MHz
6 MHz	1	6 MHz	25	300 MHz	2	150 MHz
6 MHz	1	6 MHz	30	360 MHz	2	180 MHz
8 MHz	1	8 MHz	20	320 MHz	2	160 MHz
8 MHz	1	8 MHz	25	400 MHz	2	200 MHz
10 MHz	1	10 MHz	8	320 MHz	4	80 MHz
10 MHz	1	10 MHz	16	320 MHz	2	160 MHz
10 MHz	1	10 MHz	15	300 MHz	2	150 MHz
10 MHz	1	10 MHz	20	400 MHz	2	200 MHz
12 MHz	1	12 MHz	10	240 MHz	2	120 MHz
12 MHz	1	12 MHz	12	288 MHz	2	144 MHz
12 MHz	1	12 MHz	15	360 MHz	2	180 MHz
15 MHz	1	15 MHz	10	300 MHz	2	150 MHz
15 MHz	1	15 MHz	12	360 MHz	2	180 MHz
16 MHz	1	16 MHz	10	320 MHz	2	160 MHz
16 MHz	2	8 MHz	25	400 MHz	2	200 MHz
19.2 MHz	2	9.6 MHz	15	288 MHz	2	144 MHz
19.2 MHz	2	9.6 MHz	20	384 MHz	2	192 MHz
20 MHz	2	10 MHz	10	200 MHz	2	100 MHz
20 MHz	2	10 MHz	20	400 MHz	2	200 MHz
30 MHz	2	15 MHz	10	300 MHz	2	150 MHz
30 MHz	2	15 MHz	12	360 MHz	2	180 MHz
40 MHz	4	10 MHz	15	300 MHz	2	150 MHz
40 MHz	4	10 MHz	20	400 MHz	2	200 MHz
48 MHz	3	16 MHz	10	320 MHz	2	160 MHz
48 MHz	4	12 MHz	12	288 MHz	2	144 MHz
48 MHz	6	8 MHz	25	400 MHz	2	200 MHz

- For PLL characteristics, see Data Sheet of the product used.
- Set the PLLin within the value PLL input clock frequency: fPLLI shown in the Data Sheet.
- The value M×N is a multiplication ratio for the PLLin. Set this value within the range shown in the PLL multiple rate of the Data Sheet.
- The frequency of the PLLin multiplied by M×N becomes PLLout. Set this value within the range shown in the PLL macro oscillation clock frequency: fPLLO of the Data Sheet.
- The value of the PLLout divided by M becomes CLKPLL.
 See Figure 2-1 for the configurations of PLL and divider.
- The master clock value should not be larger than the maximum value in Internal operating clock frequency: Fcc (Base clock HCLK/FCLK) of Data Sheet



3.4 Oscillation Stabilization Wait Time

This section explains the oscillation stabilization wait time.

An oscillation stabilization wait time is required if the source clock is not in a stable operating state. During the oscillation stabilization wait time, internal and external clocks stop the supply, only the internal time counter operates to wait until the stabilization wait time passes, a time value set in the Clock Stabilization Wait Time Register (CSW_TMR) or PLL Clock Oscillation Stabilization Wait Time Setup Register (PSW_TMR). When the wait time has been passed, the corresponding oscillator is ready to operate, and the clock can be used as a master clock.

Setting the Oscillation Stabilization Wait Time

Main clock (CLKMO)

Set the stabilization wait time of the main clock using the Clock Stabilization Wait Time Register (CSW_TMR). The set time value is counted by CLKHC.

Sub clock (CLKSO)

Set the stabilization wait time of the sub clock using the Clock Stabilization Wait Time Register (CSW_TMR). The set time value is counted by CLKLC.

Main PLL clock

Configure the following settings using the PLL Clock Oscillation Stabilization Wait Time Setup Register (PSW_TMR). The set time value is counted by CLKHC.

Selecting the PLL input clock

Setting the main PLL clock stabilization wait time

Cause of Waiting for Oscillation Stability

After the oscillation is enabled via software

If the PLLE, SOSCE, and MOSCE bits of the System Clock Mode Control Register (SCM_CTL) are set to 1, each relevant oscillator waits during the oscillation stabilization wait time.

- When returning to watch counter interrupt, RTC interrupt, and external interrupt from RTC mode It returns to the clock mode before RTC mode by watch counter interrupt, RTC interrupt, and external interrupt. Since a source clock other than the sub clock is stopped in RTC mode, hardware of a source clock other than the sub clock waits for the oscillation stabilization wait time automatically.
- When returning from stop mode using an external interrupt

The status returns to clock mode, a state before stop mode, using an external clock. During stop mode, all source clocks stop and, therefore, the hardware automatically waits during the oscillation stabilization wait time.

After PLL operation is enabled

After PLL operation is enabled, the PLL oscillation stabilization wait time is waited.

- Each set value of the oscillation stabilization wait time must be changed before the clock is enabled
- After software reset, the oscillation stabilization wait time is not applied.
- In the stabilization wait time for main clock, sub clock and main PLL clock, the high-speed CR clock (CLKHC) counts the clock as set in the Stabilization Wait Time Setup Registers. The oscillation stabilization wait completion flag will be activated when the counting is complete, so these wait times are independent of each oscillator statuses. The oscillation stabilization wait time may be completed before oscillator stabilization if the setting of the oscillation stabilization wait time is too short.
- As the stabilization wait times for main clock and sub clock oscillators depend on the type of the oscillator (crystal, ceramics, etc.), proper oscillation stabilization wait time must be chosen for the oscillator to be used.
- Set the PLL oscillation stabilization wait time by referring to PLL Clock LOCKUP Time of the electric characteristics described in "Data Sheet" of the product used.



3.5 Interrupt Factors

This section explains interrupt factors relevant to clocks.

The clock generation unit has the following interrupt factors.

Interrupt Factors

The clock generation unit has the following four types of interrupt factors:

- FCS (anomalous frequency detection) interrupt
 - When the FCS (anomalous frequency detection) is enabled, and an anomalous frequency of the main clock is detected, an interrupt occurs.
- Main PLL clock oscillation stabilization wait completion interrupt
 - When the main PLL clock oscillation stabilization wait time ends, an interrupt occurs.
- Sub clock oscillation stabilization wait completion interrupt
 - When the sub clock oscillation stabilization wait time ends, an interrupt occurs.
- Main clock oscillation stabilization wait completion interrupt
 - When the main clock oscillation stabilization wait time ends, an interrupt occurs.

Registers

The following three types of registers are provided for each interrupt factor:

- Interrupt Enable Register (INT_ENR)
 - This register enables each interrupt.
- Interrupt Status Register (INT_STR)
 - This register indicates each interrupt status. This register is read-only.
- Interrupt Clear Register (INT_CLR)
 - This register clears each interrupt factor. This register is write-only.



3.6 Clock Gear Function

The clock gear function is equipped in TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products. Due to drastic frequency difference, switching from the main clock to PLL clock or from PLL clock to the main clock cause huge fluctuation of power supply current.

By utilizing the clock gear circuit, it can gradually shift the operating frequency from high-frequency to low-frequency or from low-frequency to high-frequency. So it can reduce sudden surge of power supply current.

Clock Gear Control

The gear clock is output from clock gear circuit. Figure 3-1 shows the gear clock wave.

The frequency of the gear clock is gradually changed by the steps of main PLL clock.

When the step configuration (PLLCG_CTL.PLLCGSTP[1:0]) is smaller or the step loop configuration (PLLCG_CTL.PLLCGLP[7:0]) is bigger, the frequency of the gear clock can be more slowly changed.

The control unit with a single 64 input clock cycle of the clock gear circuit, the following control can be set by a variety of gear clock.

- Start step configuration (PLLCG_CTL.PLLCGSSN[6:0]))
 The start step configuration sets the starting step of the gear clock output. It is possible of 0 to 63.
 For example, in the case of setting to 1, the starting step of the clock gear output is STEP0.
- Step loop configuration (PLLCG_CTL.PLLCGLP[7:0])

The step loop configuration sets the loop of each step of the gear-up and gear-down. It is possible of 1 to 256.


For example, in the case of setting to 1, the step loop of the each step is 2 loops.

- Step configuration (PLLCG CTL.PLLCGSTP[1:0])

The step configuration sets the step width of the gear-up and gear-down. It is possible of 1 to 4. For example, in the case of setting to 0, the step counts up by one in the gear-up.

(STEP0→STEP1→STEP2)

Figure 3-1 Clock Gear Configuration and Gear Clock Output





Gear-up Procedure

The gear-up procedure explains below.

- 1. The step loop configuration (PLLCG_CTL.PLLCGLP[7:0]), the step configuration (PLLCG_CTL.PLLCGSTP[1:0]) and the start step configuration (PLLCG_CTL.PLLCGSSN[6:0]) set the gear step you want to use.
 - And the clock gear enable bit (PLLCG CTL.PLLCGEN) is set to be enabled (1).
- 2. PLL oscillation is set to be enabled (1).
- 3. After completion of oscillation stabilization standby timer, the initial step clock, selected to the start step configuration (PLLCG CTL.PLLCGSSN[6:0]) is output.
- 4. Master clock select to PLL clock.
- 5. The clock gear start bit (PLLCG_CTL.PLLCGSTR) is set to 1.

 Then the gear-up starts, and the clock gear status (PLLCG_CTL.PLLCGSTS[1:0]) is changed 00 to 01.
- 6. Please poll PLLCG CTL.PLLCGSTS[1:0] until the value is changed 10.
- When the clock is the maximum step, the clock gear status (PLLCG_CTL.PLLCGSTS[1:0]) is changed 01 to 10. Then the gear-up stops and the master clock is output to the frequency of the main PLL clock.
 - In this time, PLLCGSTR is cleared by hardware after clock gear operation finishes.

Note:

 During the gear-up, it polls PLLCG_CTL.PLLCGSTS[1:0] and please wait until the clock shows the maximum frequency stopped state(10).

Gear-down Procedure

The gear-down procedure explains below.

- 1. The clock gear start bit (PLLCG CTL.PLLCGSTR) is set to 1.
 - Then the gear-down starts, and the clock gear status (PLLCG_CTL.PLLCGSTS[1:0]) is changed 10 to 11.
 - The step loop configuration (PLLCG_CTL.PLLCGLP[7:0]), the step configuration (PLLCG_CTL.PLLCGSTP[1:0]) and the start step configuration (PLLCG_CTL.PLLCGSSN[6:0]) set the gear step of the gear-up setting.
- 2. Please poll PLLCG_CTL.PLLCGSTS[1:0] until the value is changed 00.
- 3. When the clock is the minimum step, the clock gear status (PLLCG_CTL.PLLCGSTS[1:0]) is changed 11 to 00. Then the gear-down stops and the master clock is output to the frequency selected the start step configuration (PLLCG_CTL.PLLCGSSN[6:0]).
 In this time, PLLCGSTR is cleared by hardware after clock gear operation finishes.
- 4. Mater clock is selected to the hopeful clock.

Note:

 During the gear-down, it polls PLLCG_CTL.PLLCGSTS[1:0] and please wait until the clock shows the minimum frequency stopped state(00).




4. Clock Setup Procedure Examples

This section explains procedure examples of setting up clocks.

Setup Procedure Examples

Figure 4-1 Example of Clock Setup Procedure (Power-on -> High-speed CR Run Mode -> Desired Clock Mode)
(Except TYPE5-M4 products)








Figure 4-2 Example of Sub Oscillation Setup Procedure (Except TYPE5-M4 products)


- Set the sub clock stabilization wait time (SCM_TMR.SOWT) longer than the VBAT RTC 32 k oscillation boost setting time [BOOST:BOOST[1:0]].
- The following combination of settings is prohibited:



- When 32k oscillation clock control linkage of VBAT register is disabled
 (WTOSCCNT.SOSCNTL=0) and 32k oscillation is disabled (WTOSCCNT.SOSCEX=1), the
 setting combination of sub clock mode oscillation of system clock mode control register enabled
 (SCM_CTL.SOSCE=1) and sub CSV function of CSV control register enabled
 (CSV_CTL.SVSVE=1) is prohibited.
- For details of VBAT RTC, see Chapter VBAT Domain.
- For Release PONR of VBAT domain, see Chapter VBAT Domain 2.4 Power-on circuit.
- If setting to values in VBAT domain, it has to need save operation.
 For details of save operation, see Chapter VBAT Domain 2.1 Interface with Always-ON Domain.
- For details of 32k oscillation boost time and transfer clock division, see Chapter VBAT Domain
 7.1 VB_CLKDIV Resister and VBAT Domain
 7.3 CCS/CCB Resister
- For details of chip power supply control, see Chapter VBAT Domain 3. Chip Power Supply Control.
- For 32k clock setup procedure, also see another Chapter VBAT Domain 4. Procedure for setting 32 kHz Clock.



Figure 4-3 Example of Clock Setup Procedure (Power-on -> High-speed CR Run Mode -> Desired Clock Run Mode) (TYPE5-M4 products)





Low-speed CR run mode Yes Select the sub run mode? No Set sub clock oscillation enabled. See Figure 4-2 Select the high-speed CR run mode? Complete waiting for oscillation stability. No Main clock mode or PLL run mode Enable the main clock oscillation in the System Clock Set the master clock clock switch control bit of the Mode Control Register . System Clock Mode Control Register (SCM_CTL:RCS) to a desired clock mode. Yes Select the main clock mode? Enable the PLL oscillation in the System Clock Mode Control Register (SCM_CTL:PLLE=1). Set the master clock switch control bit of the Set the master clock switch control bit of the System Clock Mode Control Register (SCM_CTL:RCS) System Clock Mode Control Register (SCM_CTL:RCS) to a desired clock mode. to a desired clock mode. Start waiting for oscillation stability. Start waiting for oscillation stability. Main clock oscillation stable bit of the System Clock Main clock oscillation stable bit of the System Clock Mode Status Register. Mode Status Register (SCM_STR:MORDY=1). Complete waiting for oscillation stability. Complete waiting for oscillation stability. PLL oscillation stable bit of the System Clock Mode Status Register (SCM_STR:PLRDY=1). Complete waiting for oscillation stability. With SCM_STR:RCM=SCM_CTL:RCS, changing the mode to the selected clock mode.

Figure 4-4 Example of Clock Setup Procedure (Low-speed CR Run Mode -> Desired Clock Run Mode)
(Except TYPE5-M4 products)

- Figure 4-4 assumes that settings of the oscillation stabilization wait time, interrupts, PLL multiplication ratio and bus clock frequency division for each clock have been configured previously, and they are omitted from the flowchart.
- In the sub clock mode/low-speed CR clock mode, the main clock (CLKMO), high-speed CR clock (CLKHC), main PLL clock(CLKPLL) is stopped by hardware. So CLKMO/CLKHC/CLKPLL does not start oscillation only setting oscillation enable bit=1. These oscillations will start by changing the SCM_CTL:RCS bit with setting oscillation enable bit=1.
- If the main clock/sub clock oscillation stabilization wait times are short and the oscillation stabilization wait times run out before oscillators stabilize, reset may be applied by the clock supervisor function.



Low-speed CR run mode Enable the sub clock oscillation in the System Clock Yes Select the sub run mode? Mode Control Register (SCM_CTL:SOCE=1). Start waiting for No oscillation stability. Check sub clock oscillation stable bit of the System Clock Select the high-speed CR run mode? Mode Status Register (SCM_CTL:SORDY=1). Complete waiting for oscillation stability. No Main clock mode or PLL run mode Enable the main clock oscillation in the System Clock Set the master clock clock switch control bit of the Mode Control Register (SCM_CTL:MOSCE=1). System Clock Mode Control Register (SCM_CTL:RCS) to a desired clock mode. Yes Select the main clock mode? Enable the PLL oscillation in the System Clock Mode Control Register (SCM_CTL:PLLE=1). Set the master clock switch control bit of the Set the master clock switch control bit of the System Clock Mode Control Register (SCM_CTL:RCS) System Clock Mode Control Register (SCM_CTL:RCS) to a desired clock mode. to a desired clock mode. Start waiting for oscillation stability. Start waiting for oscillation stability. Main clock oscillation stable bit of the System Clock Main clock oscillation stable bit of the System Clock Mode Status Register. Mode Status Register (SCM_STR:MORDY=1). Complete waiting for oscillation stability. Complete waiting for oscillation stability. PLL oscillation stable bit of the System Clock Mode Status Register (SCM_STR:PLRDY=1). Complete waiting for oscillation stability. With SCM_STR:RCM=SCM_CTL:RCS, changing the mode to the selected clock mode.

Figure 4-5 Example of Clock Setup Procedure (Low-speed CR Run Mode -> Desired Clock Run Mode) (TYPE5-M4 products)

- Figure 4-5 assumes that settings of the oscillation stabilization wait time, interrupts, PLL multiplication ratio and bus clock frequency division for each clock have been configured previously, and they are omitted from the flowchart.
- In the sub clock mode/low-speed CR clock mode, the main clock (CLKMO), high-speed CR clock (CLKHC), main PLL clock(CLKPLL) is stopped by hardware. So CLKMO/CLKHC/CLKPLL does not start oscillation only setting oscillation enable bit=1. These oscillations will start by changing the SCM_CTL:RCS bit with setting oscillation enable bit=1.
- If the main clock/sub clock oscillation stabilization wait times are short and the oscillation stabilization wait times run out before oscillators stabilize, reset may be applied by the clock supervisor function.



5. List of Clock Generation Unit Registers

This section provides the register list of clock generation.

Clock Generation Unit Register List

Abbreviation	Register Name	Reference
SCM_CTL	System Clock Mode Control Register	5.1
SCM_STR	System Clock Mode Status Register	5.2
BSC_PSR	Base Clock Prescaler Register	5.3
APBC0_PSR	APB0 Prescaler Register	5.4
APBC1_PSR	APB1 Prescaler Register	5.5
APBC2_PSR	APB2 Prescaler Register	5.6
SWC_PSR	Software Watchdog Clock Prescaler Register	5.7
TTC_PSR	Trace Clock Prescaler Register	5.8
CSW_TMR	Clock Stabilization Wait Time Register	5.9
PSW_TMR	PLL Clock Stabilization Wait Time Setup Register	5.10
PLL_CTL1	PLL Control Register 1	5.11
PLL_CTL2	PLL Control Register 2	5.12
DBWDT_CTL	Debug Break Watchdog Timer Control Register	5.13
INT_ENR	Interrupt Enable Register	5.14
INT_STR	Interrupt Status Register	5.15
INT_CLR	Interrupt Clear Register	5.16
PLLCG_CTL	PLL Clock Gear Control Register	5.17

Note:

- PLLCG_CTL is equipped in TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products.



5.1 System Clock Mode Control Register (SCM_CTL)

The SCM_CTL selects the master clock and enables/disables the clock oscillation.

Register configuration

bit	7	6	5	4	3	2	1	0
Field		RCS[2:0]		PLLE	SOSCE	Reserved	MOSCE	Reserved
Attribute		R/W		R/W	R/W	=	R/W	-
Initial value		000		0	0	-	0	-

Register functions

[bit7:5] RCS[2:0]: Master clock switch control bits

bit7	bit6	bit5	Description				
0	0	0	High-speed CR clock [Initial value]				
0	0	1	fain clock				
0	1	0	Main PLL clock				
0	1	1	Setting is prohibited				
1	0	0	ow-speed CR clock				
1	0	1	Sub clock				
1	1	0	Setting is prohibited				
1	1	1	Setting is prohibited				

[bit4] PLLE: PLL oscillation enable bit

bit	Description				
0	Disables PLL oscillation [Initial value]				
1	Enables PLL oscillation				

[bit3] SOSCE: Sub clock oscillation enable bit

bit	Description					
0	Disables sub clock oscillation [Initial value]					
1	Enables sub clock oscillation					

[bit2] Reserved: Reserved bit

"0" is read from this bit.

Set this bit to 0 when writing.

[bit1] MOSCE: Main clock oscillation enable bit

bit	Description					
0	Disables main clock oscillation [Initial value]					
1	Enables main clock oscillation					

[bit0] Reserved: Reserved bit

0 is read from this bit.

Set this bit to 0 when writing.



- This register is not initialized by software reset.
- When you change the clock mode, you should set the enable bit to transition for desired clock oscillation. Then, you can change the clock switch control bits (SCM_CTL:RCS[2:0]).
- When RTCE bit (PMD_CTL:RTCE) is 1, it becomes a sub clock oscillation enable state regardless of the SOSCE bit and SORDY bit values.
- Writing "1" to RTCE bit (PMD_CTL:RTCE) is enabled only when SORDY bit is 1.
- RTCE bit (PMD_CTL:RTCE) does not exist in the products that do not have RTC mode and deep standby RTC mode. See Table 1-1 in the Chapter Low Power Consumption Mode.
- First of all, after the power supply is turned on, it is required to set the register of VBAT RTC for enabling the sub-clock oscillation. For the sub-clock oscillation enable, see Figure 4-2.



5.2 System Clock Mode Status Register (SCM_STR)

The SCM_STR indicates a clock selected for the master clock and a waiting state for clock oscillation stability.

Register configuration

bit	7	6	5	4	3	2	1	0
Field		RCM[2:0]		PLRDY	SORDY	Reserved	MORDY	Reserved
Attribute		R		R	R	=	R	=
Initial value		000		0	0	-	0	-

Register functions

[bit7:5] RCM[2:0]: Master clock selection bits

and registration in actor crock concenters and							
bit7	bit6	bit5	Description				
0	0	0	High-speed CR clock [Initial value]				
0	0	1	Main clock				
0	1	0	Main PLL clock				
0	1	1	Setting is prohibited				
1	0	0	Low-speed CR clock				
1	0	1	Sub clock				
1	1	0	Setting is prohibited				
1	1	1	Setting is prohibited				

[bit4] PLRDY: PLL oscillation stable bit

bit	Description					
0	In a stabilization wait or an oscillation stop state [Initial value]					
1	In a stable state					

[bit3] SORDY: Sub clock oscillation stable bit

bit	Description			
0	n a stabilization wait or an oscillation stop state [Initial value]			
1	In a stable state			

[bit2] Reserved: Reserved bit

0 is read from this bit.

[bit1] MORDY: Main clock oscillation stable bit

bit	Description
0	In a stabilization wait or an oscillation stop state [Initial value]
1	In a stable state

[bit0] Reserved: Reserved bit

0 is read from this bit.

- This register is not initialized by software reset.
- When RTCE bit (PMD_CTL:RTCE) of RTC mode control register (PMD_CTL) is 1, it becomes a sub clock oscillation enable state regardless of the SOSCE bit and SORDY bit values.
- Writing 1 to RTCE bit (PMD_CTL:RTCE) is enabled only when SORDY bit is 1.



5.3 Base Clock Prescaler Register (BSC_PSR)

The BSC_PSR sets the frequency division ratio of the base clock.

Register configuration

bit	7	6	5	4	3	2	1	0
Field			Reserved				BSR	
Attribute			=				R/W	
Initial value			-				000	

Register functions

[bit7:3] Reserved: Reserved bits

0b00000 is read from these bits.

Set these bits to 0b00000 when writing.

[bit2:0] BSR: Base clock frequency division ratio setting bits

bit2	bit1	bit0	Description
0	0	0	1/1 [Initial value]
0	0	1	1/2
0	1	0	1/3
0	1	1	1/4
1	0	0	1/6
1	0	1	1/8
1	1	0	1/16
1	1	1	Setting is prohibited

Note:



5.4 APB0 Prescaler Register (APBC0_PSR)

The APBC0_PSR sets the APB0 bus clock frequency division.

Register configuration

bit	7	6	5	4	3	2	1	0
Field			Rese	erved			AP	BC0
Attribute				-			R	/W
Initial value				=			(00

Register functions

[bit7:2] Reserved: Reserved bits

0b000000 is read from these bits.

Set these bits to 0b000000 when writing.

[bit1:0] APBC0: APB0 bus clock frequency division setting bits

bit1	bit0	Description
0	0	1/1 [Initial value]
0	1	1/2
1	0	1/4
1	1	1/8

Note:



5.5 APB1 Prescaler Register (APBC1_PSR)

The APBC1_PSR sets the APB1 bus clock frequency division.

Register configuration

bit	7	6	5	4	3	2	1	0
Field	APBC1EN	Reserved		APBC1RST	Reserved		APBC1	
Attribute	R/W	-		R/W	-		R	½/W
Initial value	1	-		0	-		00	

Register functions

[bit7] APBC1EN: APB1 clock enable bit

bit	Description
0	Disables PCLK1 output
1	Enables PCLK1 output [Initial value]

[bit6:5] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit4] APBC1RST: APB1 bus reset control bit

bit	Description
0	APB1 bus reset, inactive [Initial value]
1	APB1 bus reset, active

[bit3:2] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit1:0] APBC1: APB1 bus clock frequency division setting bits

		· · · · · · · · · · · · · · · · · · ·
bit1	bit0	Description
0	0	1/1 [Initial value]
0	1	1/2
1	0	1/4
1	1	1/8

Note:



5.6 APB2 Prescaler Register (APBC2_PSR)

The APBC2_PSR sets the APB2 bus clock frequency division.

Register configuration

bit	7	6	5	4	3	2	1	0
Field	APBC2EN	Reserved		APBC2RST	Reserved		APBC2	
Attribute	R/W	-		R/W	-		R	2/W
Initial value	1	-		0	-		00	

Register functions

[bit7] APBC2EN: APB2 clock enable bit

bit	Description
0	Disables PCLK2 output
1	Enables PCLK2 output [Initial value]

[bit6:5] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit4] APBC2RST: APB2 bus reset control bit

bit	Description					
0	APB2 bus reset, inactive [Initial value]					
1	APB2 bus reset, active					

[bit3:2] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit1:0] APBC2: APB2 bus clock frequency division setting bits

<u></u>		
bit1	bit0	Description
0	0	1/1 [Initial value]
0	1	1/2
1	0	1/4
1	1	1/8

Note:



5.7 Software Watchdog Clock Prescaler Register (SWC_PSR)

The SWC_PSR sets the frequency division and enables the output of the software watchdog clock.

Register configuration

bit	7	6	5	4	3	2	1	0		
Field	Reserved SWDS									
Attribute		R/W								
			-	-						
Initial value							(00		

Register functions

[bit7:2] Reserved: Reserved bits

0b000000 is read from these bits.

Set these bits to 0b000000 when writing.

[bit1:0] SWDS: Software watchdog clock frequency division ratio setting bits

bit1	bit0	Description						
0	0	Sets 1/1 frequency of PCLK0. [Initial value]						
0	1	Sets 1/2 frequency of PCLK0.						
1	0	Sets 1/4 frequency of PCLK0.						
1	1	Sets 1/8 frequency of PCLK0.						

Note:



5.8 Trace Clock Prescaler Register (TTC_PSR)

The TTC_PSR sets the trace clock frequency division.

Register configuration

bit	7	6	5	4	3	2	1	0
Field		TTC						
Attribute	-							W
Initial value			00					

Register functions

[bit7:2] Reserved: Reserved bits

0b000000 is read from this bit.

Set these bits to 0b000000 when writing.

[bit1:0] TTC: Trace clock divide ratio setting bits

bit1	bit0	Description
0	0	1/1 [Initial value]
0	1	1/2
1	0	1/4
1	1	1/8

Note:



5.9 Clock Stabilization Wait Time Register (CSW_TMR)

The CSW_TMR sets the stabilization wait time of the main/sub clock.

Register configuration

bit	7	6	5	4	3	2	1	0		
Field		SO'	WT		MOWT					
Attribute		R/	W		R/W					
Initial value		00	00		0000					

Register functions

[bit7:4] SOWT: Sub clock stabilization wait time setup bits

				,
bit7	bit6	bit5	bit4	Description
0	0	0	0	2 ¹⁰ / FCRL: Approx. 10.3 ms * [Initial value]
0	0	0	1	2 ¹¹ / FCRL: Approx. 20.5 ms *
0	0	1	0	2 ¹² / FCRL: Approx. 41 ms *
0	0	1	1	2 ¹³ / FCRL: Approx. 82 ms *
0	1	0	0	2 ¹⁴ / FCRL: Approx. 164 ms *
0	1	0	1	2 ¹⁵ / FCRL: Approx. 327 ms *
0	1	1	0	2 ¹⁶ / FCRL: Approx. 655 ms *
0	1	1	1	2 ¹⁷ /FCRL: Approx.1.31s *
1	0	0	0	2 ¹⁸ / FCRL: Approx. 2.62s *
1	0	0	1	2 ¹⁹ / FCRL: Approx. 5.24s *
1	0	1	0	2 ²⁰ / FCRL: Approx. 10.48s *
1	0	1	1	2 ²¹ / FCRL: Approx. 20.96s *
	Other than	the abov	е	Setting is prohibited.

^{*:} When FCRL=100 kHz

[bit3:0] MOWT: Main clock stabilization wait time setup bits

bit3	bit2	bit1	bit0	Description
0	0	0	0	21 / FCRH: Approx. 500 ns * [Initial value]
0	0	0	1	2 ⁵ / FCRH: Approx. 8 µs *
0	0	1	0	2 ⁶ / FCRH: Approx. 16 μs *
0	0	1	1	2 ⁷ / FCRH : Approx. 32 μs *
0	1	0	0	28 / FCRH: Approx. 64 μs *
0	1	0	1	2 ⁹ / FCRH : Approx. 128 μs *
0	1	1	0	2 ¹⁰ / FCRH: Approx. 256 μs *
0	1	1	1	2 ¹¹ / FCRH : Approx. 512 μs *
1	0	0	0	2 ¹² / FCRH: Approx. 1.0 ms *
1	0	0	1	2 ¹³ / FCRH: Approx. 2.0 ms *
1	0	1	0	2 ¹⁴ / FCRH: Approx. 4.0 ms *
1	0	1	1	2 ¹⁵ / FCRH: Approx. 8.0 ms *
1	1	0	0	2 ¹⁷ / FCRH: Approx. 33.0 ms *
1	1	0	1	2 ¹⁹ / FCRH: Approx. 131 ms *
1	1	1	0	2 ²¹ / FCRH: Approx. 524 ms *
1	1	1	1	2 ²³ / FCRH: Approx. 2.0 s *

^{*:} When FCRH=4 MHz

- Set each oscillation stabilization wait time before enabling each oscillation enable bit (SOSCE, MOSCE) of the SCM_CTL register.
 - If you change MOWT or SOWT bit while waiting for oscillation stability of each oscillator, each oscillation stabilization wait time is not quaranteed.
- This register is not initialized by software reset.



5.10 PLL Clock Stabilization Wait Time Setup Register (PSW_TMR)

The PSW_TMR sets the main PLL clock stabilization wait time.

Register configuration

bit	7	6	5	4	3	2	1	0	
Field		Reserved		PINC	Reserved	POWT			
Attribute		=		R/W	=		R/W		
Initial value		-		0	-		000		

Register functions

[bit7:5] Reserved: Reserved bits

0b000 is read from these bits.

Set these bits to 0b000 when writing.

[bit4] PINC: PLL input clock select bit

bit	Description
0	Selects CLKMO (main clock oscillation) [Initial value]
1	Selects CLKHC (high-speed CR clock)

Note: Setting this bit to 1 has some restrictions.

See 1. Notes when high-speed CR is used for the master clock in B. List of Notes of Appendixes.

[bit3] Reserved: Reserved bit

0 is read from this bit.

Set this bit to 0 when writing.

[bit2:0] POWT: Main PLL clock stabilization wait time setup bits

bit2	bit1	bit0	Description
0	0	0	29/ FCRH: Approx. 128 μs * [Initial value]
0	0	1	2 ¹⁰ / FCRH: Approx. 256 μs *
0	1	0	2 ¹¹ / FCRH : Approx. 512 μs *
0	1	1	2 ¹² / FCRH: Approx. 1.02 ms *
1	0	0	2 ¹³ / FCRH: Approx. 2.05 ms *
1	0	1	2 ¹⁴ / FCRH: Approx. 4.10 ms *
1	1	0	2 ¹⁵ / FCRH: Approx. 8.20 ms *
1	1	1	2 ¹⁶ / FCRH: Approx. 16.40 ms *

^{*:} When FCRH=4 MHz

Notes:

 Set each oscillation stabilization wait time before enabling the PLL oscillation enable bit (PLLE) of the SCM_CTL.

If you change POWT bit while waiting for oscillation stability of the PLL oscillator, the oscillation stabilization wait time is not guaranteed.



5.11 PLL Control Register 1 (PLL_CTL1)

The PLL_CTL1 sets the PLL frequency division ratio.

Register configuration

bit	7	6	5	4	3	2	1	0		
Field		PL	LK		PLLM					
Attribute		R/	W		R/W					
Initial value		00	00		0000					

Register functions

[bit7:4] PLLK: PLL input clock frequency division ratio setting bits

bit 7:4	Description					
0000						
0001	The frequency division is (DLLK value 14) (Frequency division 14 to 16)					
-	The frequency division is (PLLK value +1). (Frequency division : 1 to 16)					
-	Example: PLLK value (0000) +1 => 1/1 frequency [Initial value]					
1111						

[bit3:0] PLLM: PLL VCO clock frequency division ratio setting bits

·	1 7
bit3:0	Description
0000	
0001	The frequency division is (DLLM value 14) (Frequency division 14 to 46)
-	The frequency division is (PLLM value +1). (Frequency division : 1 to 16)
-	Example: PLLM value (0000) +1 => 1/1 frequency [Initial value]
1111	

- Set each frequency division ratio before enabling the PLL oscillation enable bit (PLLE) of the SCM_CTL register.
- This register is not initialized by software reset.



5.12 PLL Control Register 2 (PLL_CTL2)

The PLL_CTL2 sets the PLL frequency division ratio.

Register configuration

bit	7	6	5	4	3	2	1	0
Field	Reserved		PLLN					
Attribute	-	=			R/	W		_
Initial value	-	=	000000					

Register functions

[bit7:6] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit5:0] PLLN: PLL feedback frequency division ratio setting bits

bit5:0	Description
000000	
000001	
-	
-	The frequency division is (PLLN value +1). (Frequency division : 1 to 64)
110001	Example: PLLN value (000000) +1 => 1/1 division [Initial value]
110010	
-	
111111	

- Set the frequency division ratio before enabling the PLL oscillation enable bit (PLLE) of the SCM_CTL register.
- This register is not initialized by software reset.



5.13 Debug Break Watchdog Timer Control Register (DBWDT_CTL)

The DBWDT_CTL sets the watchdog timer count operation for debug mode tool break.

Register configuration

bit	7	6	5	4	3	2	1	0
Field	DPHWBE	Reserved	DPSWBE			Reserved		
Attribute	R/W	-	R/W			-		
Initial value	0	_	0			-		

Register functions

[bit7] DPHWBE: HW-WDG debug mode break bit

bit	Description
0	HW-WDG stops counting at the tool break [Initial value]
1	HW-WDG continues counting at the tool break

[bit6] Reserved: Reserved bit

0 is read from this bit.

Set this bit to 0 when writing.

[bit5] DPSWBE: SW-WDG debug mode break bit

bit	Description
0	SW-WDG stops counting at the tool break [Initial value]
1	SW-WDG continues counting at the tool break

[bit4:0] Reserved: Reserved bits

0b00000 is read from these bits.

Set these bits to 0b00000 when writing.

Note:

This register is not initialized by software reset.



5.14 Interrupt Enable Register (INT_ENR)

The INT_ENR enables/disables interrupts.

Register configuration

bit	7	6	5	4	3	2	1	0
Field	Rese	rved	FCSE	Rese	erved	PCSE	SCSE	MCSE
Attribute	-		R/W		=	R/W	R/W	R/W
Initial value	-		0		-	0	0	0

Register functions

[bit7:6] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit5] FCSE: Anomalous frequency detection interrupt enable bit

bit	Description
0	Disables FCS interrupts
1	Enables FCS interrupts

[bit4:3] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit2] PCSE: PLL oscillation stabilization wait completion interrupt enable bit

bit	Description
0	Disables PLL oscillation stabilization wait completion interrupts
1	Enables PLL oscillation stabilization wait completion interrupts

[bit1] SCSE: Sub clock oscillation stabilization wait completion interrupt enable bit

bit	Description
0	Disables sub clock oscillation stabilization wait completion interrupts
1	Enables sub clock oscillation stabilization wait completion interrupts

[bit0] MCSE: Main clock oscillation stabilization wait completion interrupt enable bit

bit	Description
0	Disables main clock oscillation stabilization wait completion interrupts
1	Enables main clock oscillation stabilization wait completion interrupts

Note:

- For Anomalous frequency detection, see Chapter Clock supervisor.



5.15 Interrupt Status Register (INT_STR)

The INT_STR indicates the status of interrupts.

Register configuration

bit	7	6	5	4	3	2	1	0	
Field	Rese	rved	FCSI	Rese	erved	PCSI	SCSI	MCSI	
Attribute	-		R	•	-	R	R	R	
Initial value	-		0		_	0	0	0	

Register functions

[bit7:6] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit5] FCSI: Anomalous frequency detection interrupt status bit

bit	Description
0	No FCS interrupt has been asserted.
1	An FCS interrupt has been asserted.

[bit4:3] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit2] PCSI: PLL oscillation stabilization wait completion interrupt status bit

bit	Description
0	No PLL oscillation stabilization wait completion interrupt has been asserted.
1	A PLL oscillation stabilization wait completion interrupt has been asserted.

[bit1] SCSI: Sub clock oscillation stabilization wait completion interrupt status bit

bit	Description
0	No sub clock oscillation stabilization wait completion interrupt has been asserted.
1	A sub clock oscillation stabilization wait completion interrupt has been asserted.

[bit0] MCSI: Main clock oscillation stabilization wait completion interrupt status bit

bit	Description
0	No main clock oscillation stabilization wait completion interrupt has been asserted.
1	A main clock oscillation stabilization wait completion interrupt has been asserted.



5.16 Interrupt Clear Register (INT_CLR)

The INT_CLR clears interrupt factors.

Register configuration

bit	7	6	5	4	3	2	1	0
Field	Reserved		FCSC	Reserved		PCSC	SCSC	MCSC
Attribute	-		W		-	W	W	W
Initial value	-		0		=	0	0	0

Register functions

[bit7:6] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit5] FCSC: Anomalous frequency detection interrupt factor clear bit

bit	Description				
When 0 is	The ECS interrupt factor is not affected by the written value				
written	The FCS interrupt factor is not affected by the written value.				
When 1 is	Clears the FCS interrupt factor.				
written	Clears the PCS interrupt factor.				
When read	The fixed value 0 is read.				

[bit4:3] Reserved: Reserved bits

0b00 is read from these bits.

Set these bits to 0b00 when writing.

[bit2] PCSC: PLL oscillation stabilization wait completion interrupt factor clear bit

bit	Description
When 0 is	The PLL oscillation stabilization wait completion interrupt factor is not affected by the written
written	value.
When 1 is	Clears the DLL coeillation stabilization wait completion interrupt factor
written	Clears the PLL oscillation stabilization wait completion interrupt factor.
When read	The fixed value 0 is read.

[bit1] SCSC: Sub clock oscillation stabilization wait completion interrupt factor clear bit

bit	Description	
When 0 is	The sub clock oscillation stabilization wait completion interrupt factor is not affected by the	
written	written value.	
When 1 is	Clears the sub clock oscillation stabilization wait completion interrupt factor.	
written		
When read	The fixed value 0 is read.	



[bit0] MCSC: Main clock oscillation stabilization wait completion interrupt factor clear bit

bit	Description	
When 0 is	The main clock oscillation stabilization wait completion interrupt factor is not affected by the	
written	written value.	
When 1 is	Clears the main clock oscillation stabilization wait completion interrupt factor.	
written		
When read	The fixed value 0 is read.	

Note:

 When this register is cleared, each interrupt status bit (FCSI, PCSI, SCSI, MCSI) of the INT_STR register is also cleared.



5.17 PLL Clock Gear Control Register (PLLCG_CTL)

The PLLCG_CTL sets the clock gear.

This register is equipped in TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products.

Register configuration

bit	23	22	21	20	19	18	17	16
Field	PLLCGLP							
Attribute					R/W			_
Initial value				11	111111			
bit	15	14	13	12	11	10	9	8
Field	PLLC	GSTP			PLL	CGSSN		
Attribute	R/	W			F	R/W		_
Initial value	0	0			00	00000		
bit	7	6	5	4	3	2	1	0
Field	PLLCGSTS			Reserved			PLLCGSTR	PLLCGEN
Attribute	R				-		R/W	R/W
Initial value	0	0			-		0	0

Register functions

[bit23:16] PLLCGLP: PLL clock gear step loop configuration bits

bit23:16	Description	
00000000	PLL clock gear step loop sets to 1 loop	
0000001	PLL clock gear step loop sets to 2 loops	
00000010	PLL clock gear step loop sets to 3 loops	
•	•	
11111101	PLL clock gear step loop sets to 254 loops	
11111110	PLL clock gear step loop sets to 256 loops	
11111111	PLL clock gear step loop sets to 256 loops [Initial value]	

[bit15:14] PLLCGSTP : PLL clock gear step configuration bits

bit15	bit14	Description
0	0	PLL clock gear step width sets to 1 step [Initial value]
0	1	PLL clock gear step width sets to 2 steps
1	0	PLL clock gear step width sets to 3 steps
1	1	PLL clock gear step width sets to 4 steps

[bit13:8] PLLCGSSN: PLL clock gear start step number configuration bits

bit13:8	Description
000000	PLL clock gear start step number sets to STEP0 [Initial value]
000001	PLL clock gear start step number sets to STEP1
000010	PLL clock gear start step number sets to STEP2
	•
111101	PLL clock gear start step number sets to STEP61
111110	PLL clock gear start step number sets to STEP62
111111	PLL clock gear start step number sets to STEP63



[bit7:6] PLLCSTS: PLL clock gear start bits

bit7	bit6	Description
0	0 0	Not used clock gear [Initial value]
0	0	Stop clock gear operation at minimum frequency when clock gear is enabled.
0	1	Gear up operation
1	0	Stop clock gear operation at maximum frequency when clock gear is enabled.
1	1	Gear down operation

[bit5:2] Reserved: Reserved bits

0b0000 is read from these bits.

Set these bits to 0b0000 when writing.

[bit1] PLLCGSTR : PLL clock gear start bit

bit	Description			
0	PLL clock gear is no operation			
1	Start clock gear operation			

[bit0] PLLCGEN: PLL clock gear enable bit

bit	Description
0	PLL clock gear disable
1	PLL clock gear enable

Note:

- PLLCGLP, PLLCGSTP, PLLCGSSN, PLLCGEN have to be set before PLL clock enable setting (SM_CTL.PLLE=1).
- PLLCGSTR is cleared by hardware after clock gear operation finishes.



6. Clock Generation Unit Usage Precautions

This section explains the precautions for using the clock generation unit.

■ The oscillation stabilization wait time of main clock and sub clock oscillators

Because the stabilization wait time of main clock/sub clock oscillator depends on the oscillator type
(crystal, ceramic, etc.), the oscillation stabilization wait time suitable for the oscillator type must be selected.

■ Changing the frequency division under stabilized PLL oscillation

When the PLL frequency division ratio is changed after stabilization of PLL oscillation, stop the PLL oscillation once, change the frequency division ratio, and then re-enable the PLL oscillation.

■ Peripherals independent of clock control by the clock generation unit

The following peripherals run independently of clock control by the clock generation unit.

For information about how to handle each operating clock, see the following chapter.

 USB operating clock generation unit: See Chapter USB Clock Generation in Communication Macro Part.

Clock supervisor: See Chapter Clock supervisor.

Watchdog timer:
 Watch counter:
 Real-time clock:
 See Chapter Watch Counter in Timer Part.
 See Chapter Watch Counter in Timer Part.
 See Chapter Real-Time Clock in Timer Part.

CAN prescaler: See Chapter CAN Prescaler in Communication Macro Part.

GDC: See GDC Part.

Setting the oscillation stabilization wait time

Set the oscillation stabilization wait time of the main clock, sub clock, and PLL oscillators with relevant oscillation stabilization wait time setup registers, and then enable each oscillator.

Do not change the oscillation stabilization wait time while waiting for oscillation to stabilize.

Checking main clock oscillation while using the main PLL clock
 It is prohibited to stop main clock oscillation while using PLL oscillation.

Switching clock modes

Clock modes can be switched by changing the RCS[2:0] bits of the SCM CTL register.

To switch clock modes, take the following steps:

- 1. Set the oscillation stabilization wait time of each oscillator.
- 2. Set the oscillation enable bit of the desired clock (SCM CTL:xxxE) to 1.
- 3. Check the oscillation stable bit of the desired clock (SCM CTL:xxxRDY) to 1.
- 4. Switch SCM CTL:RCS[2:0].
- 5. Wait until SCM STR:RCM[2:0] = SCM CTL:RCS[2:0].
- Correlation between the clock mode switching and the oscillation stable bit

The timings when the oscillation stable bit (SCM_STR:xxxRDY) turns to "1" vary for the following clock mode switching.

- When switching from the high-speed CR run, main run, or PLL run to another clock mode:
 Setting SCM_CTL:xxxE to 1 can start the oscillation stabilization wait time. You can check that
 SCM_STR:xxxRDY is 1 after the oscillation stabilization wait time has elapsed.
- When switching from the low-speed CR run or sub run to the high-speed CR run, main run, or PLL run:

Even if SCM_CTL:MOSCE (or PLLE) set to 1, oscillation of main clock does not start. To start the main clock (or high-speed CR or PLL) oscillation stabilization wait time, SCM_CTL:RCS [2:0] must be switched after setting SCM_CTL:MOSCE (or PLLE) to 1. After the oscillation stabilization wait time has elapsed, you can check that SCM_STR:xxxxRDY is 1.

CHAPTER 2-1: Clock



- If the standby mode is released by an interrupt, the device restarts in the clock mode that indicated by the RCS[2:0] bits in the SCM_CTL register.
- If any reset occurs other than software resets, the high-speed CR clock (CLKHC) is set as a master clock. High-speed CR clock mode is set as clock mode.
- If any reset other than software resets is executed, the main clock and sub clock oscillators, and PLL oscillation stop. If you want to use those oscillators again after the reset, enable them using the SCM_CTL register.
- For the correlation between each clock mode and start/stop of the oscillator, see Chapter Low Power Consumption Mode.
- For clock stop functions for each peripheral function, see Peripheral Clock Gating.
- To turn off the power supply on the chip side and operate only VBAT domain, be sure to set WTOSCCNT.SOSCNTL=0 and then turn off the power supply on the chip side.

CHAPTER 2-2: Clock Gating



This chapter explains the functions of Peripheral Clock Gating.

- 1. Peripheral Clock Gating Overview
- 2. Peripheral Clock Gating Configuration
- 3. Peripheral Clock Gating Control
- 4. Peripheral Clock Gating Registers



1. Peripheral Clock Gating Overview

This section shows an overview of the Peripheral Clock Gating which stops the operation clocks of peripheral functions individually. By using these functions, the system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

Overview of Peripheral Clock Gating


- The operation clocks of peripheral functions not used in the system operation are gated individually.
- For target clocks and units of the Peripheral Clock Gating, see Gating units and their initial states of Peripheral Clock Gating.
- When a clock is gated or before a clock is supplied, the internal states of peripheral functions can be reset.

The above peripheral clock gating and reset control are implemented by the setting of a register connecting to APB2 bus.



Overview of Connection with Clock and Reset Generation Units

Figure 1-1 shows the connection between peripheral clock gating and clock generation unit or reset generation unit. The peripheral clock gating exists between peripheral function and clock generation unit or reset generation unit and gates clocks and controls resets in the unit of peripheral function. When the internal bus clock supply from the reset control units are stopped, the priority is given to the settings of the clock control unit and the operation clock supplies to peripheral functions are gated To use the peripheral clock gating, be sure to make the settings which enable the output of APB2 bus clock (PCLK2) in the clock generation unit to control the rest.





Gating Units and their Initial Status of Peripheral Clock

For gating units and their initial states of Peripheral Clock Gating, see Table 1-1.

Table 1-1 Control Units and their Initial Status of Peripheral Clock Gating

Peripheral Functions	Clock Stop Units	Initial States	Remarks
Multi-function Serial Interface	Unit of channel	Clock supply	
			The clock gating can be
			controlled with every four
Base Timer	Unit of four channels	Clock supply	channels ch.0 to ch.3, ch.4
			to ch.7, ch.8 to ch.11, and
			ch.12 to ch.15.
Multi-function Timer	Unit of unit	Clock supply	
			The clock gating can be
			controlled with every four
PPG	Unit of eight channels	Clock supply	channels ch.0 to ch.7, ch.8
			to ch.15, ch.16 to ch.23,
			and ch.24 to ch.31.
Quad Counter	Unit of unit	Clock supply	
DMAC	Unit of unit	Clock supply	
External Bus Interface	Unit of unit	Clock supply	
CAN Controller	Unit of channel	Clock supply	
USB (Function/Host)	Unit of channel	Clock stop	
SD Card Interface	Unit of unit	Clock stop	
A/D Converter	Unit of unit	Clock supply	
			For constrains at clock
I/O Port	Batch of all ports	Clock supply	gating, 5. Peripheral Clock
I/O FOIL	Batch of all ports	Clock supply	Gating Function Usage
			Precautions.
Programmable-CRC	Unit of unit	Clock supply	
I ² S Interface	Unit of channels	Clock stop	
HDMI-CEC/ Remote Control	Unit of channels	Clock supply	
Reception	Offit of Charmers	Clock Supply	
Hi-Speed SPI controller	Unit of unit	Clock stop	
MFS I ² S Interface	Unit of channel	Clock supply	
Smart Card Interface	Unit of channel	Clock supply	

Notes:

- For types and the number of mounted peripheral functions, see Data sheet of the product used
- The clock control of PPG shares the setting bits with the multi-function timer. For details, see
 4.3 Peripheral Clock Control Register 1 (CKEN1).
- For products equipped with Ethernet-MAC, execute the clock control by each unit with Ethernet System Control Register (ETH_CLKG).
- Execute the clock control of the DSTC unit alone with 5. DSTC Register in DSTC.




2. Peripheral Clock Gating Configuration

This section explains the configuration of the Peripheral Clock Gating.

Block Diagram

Figure 2-1 shows the system configuration of Peripheral Clock Gating.



*3: At High-level signal input: Reset enabled, At Low-level signal input: Reset released



Explanation on Block Diagram

■ Peripheral Clock Gating Control Unit

The clock control or the reset control of each peripheral function is executed by changing the register setting value via the APB2 bus. Be sure to rewrite this register with setting APB2 clock enable bit (APBC2_PSR. APBC2EN) in APB2 prescaler register (APBC2_PSR) of the clock control unit to the output enable and permitting PCLK2 output.

The clock of each peripheral function stops when the bit field of the target function is set to "0". When the bit field is set to 1, the clock is supplied. The initial value of a register is different by peripheral function. For details, see Table 1-1.

The reset of each peripheral function is issued when the bit field of the target function is set to 1. When the bit field is set to 0, the reset is released. The initial value of each register is always 0 to release the reset.

■ Peripheral Clock Gating Logic Internal bus clock (HCLK, PCLK1, PCLK2) is supplied or gated by each specific peripheral function according to clock gating signal from the peripheral clock gating control unit.

■ Peripheral Reset Control Logic

The reset is individually controlled by each peripheral function according to the reset control signal from the peripheral clock gating control unit. The reset control unit is the same with the peripheral clock control unit. However, it does not exceptionally have the bit field of this reset control for I/O Port alone.



3. Peripheral Clock Gating Control

This section explains the control of the peripheral clock gating.

The register of the peripheral clock gating becomes an initial state by bus reset (PRESET2)*. Be sure to execute the clock control for necessary peripheral functions immediately after reset of the bus because the bus reset (PRESET2) is generated by all reset factors.

*: For the generating condition of bus reset (PRESET2), see Chapter Reset.




3.1 **Peripheral Clock Control Procedures**

This section explains the control procedures of supplying and stopping peripheral clocks.

Clock Supply Procedures

The settings of the bus clocks and the peripheral clocks are reset to the initial values immediately after the bus reset release. So, for the clocks of peripheral functions which have been stopped in the initial state, set the clock supplies conforming to the procedures in Figure 3-1.



1. Bus clock setting

Execute the setting of each bus clock by using the register of the clock generation part. For the setting details, see Chapter Clock.

2. Supply setting of peripheral clocks

Change the setting of the bit corresponding to the peripheral function to which the clock is to be supplied for peripheral clock control registers (CKEN0, CKEN1, and CKEN2) of the clock control in the clock gating state of the initial state.

3. Set value confirmation of peripheral clock control register


The peripheral clock registers (CKEN0, CKEN1, and CKEN2) updates the register value to the written value at the step of starting the clock supply to the peripheral function to which the setting is changed. Be sure to start the access to the peripheral function after setting a change in the above-mentioned Item 2, reading this register, and then confirming the agreement with the written value because an access to peripheral function is invalid at clock gating.



Procedures of Gating and Resupplying Clocks

Figure 3-2 explains the procedures of gating the clocks of peripheral functions and resupplying clocks to peripheral functions.

Figure 3-2 Procedures of Gating Clocks of Peripheral Functions and Resupplying Clocks to Peripheral Functions





Clock gating of peripheral functions

Gating setting of peripheral clocks

For the peripheral clock control registers (CKEN0, CKEN1, and CKEN2), change the bit corresponding to the peripheral function for which the clock supply is to be stopped to 0.

After gating the clock to the peripheral function to which the clock gating is instructed, the peripheral clock control registers (CKEN0, CKEN1, and CKEN2) updates the register value to the written value.

2. Reset control to peripheral functions whose peripheral clocks are gated

For the peripheral functions whose clocks are gated, to reset their internal state, execute the reset control of each peripheral function according to the following procedures.

Reset enabled:

Write 1 to the target bits of peripheral function reset control registers (MRST0, MRST1, and MRST2).

Reset released:

Write 0 to the target bits of peripheral function reset control registers (MRST0, MRST1, and MRST2).

■ Resupplying clocks to peripheral functions

1. Reset control of peripheral functions which restart clock supply to peripheral functions

For the peripheral functions which gate the peripheral clocks, execute the reset control to each peripheral function by using peripheral function reset control registers (MRST0, MRST1, and MRST2) before restarting their operation. The procedures are the same as the above-mentioned procedures of reset control immediately after peripheral clocks gated.

2. Supply settings of peripheral clocks

For the peripheral clock control registers (CKEN0, CKEN1, and CKEN2), change the settings of bit corresponding to the peripheral function for which the clock is to be resupplied.

At this time, do not set the bit where the peripheral function is not provided and the bit whose bus clock has been gated to the values other than the initial value The reason is that the read value cannot coincide with the written value not to get out of the processing loop at the register set value confirmation in the following Item 3.

3. Confirmation of set values of peripheral clock control registers

At the step where the clock setting change is reflected to the peripheral function whose settings are changed, the peripheral clock control registers (CKEN0, CKEN1, and CKEN2) updates the register value to the written values.

Be sure to start the access to the peripheral function after executing the setting change of the above-mentioned Item 2, reading the register, and then confirming the agreement with the written value because the access to the peripheral functions is invalid at clock gating.



4. Peripheral Clock Gating Function Registers

This section explains each register function of the peripheral clock gating functions.

Table 4-1 shows the list of registers of peripheral clock gating functions.

Table 4-1 Registers of the Peripheral Clock Gating Functions

Abbreviated Register Name	Register Name	Reference
CKEN0	Peripheral Function Clock Control Register 0	4.1
MRST0	Peripheral Function Reset Control Register 0	4.2
CKEN1	Peripheral Function Clock Control Register 1	4.3
MRST1	Peripheral Function Reset Control Register 1	4.4
CKEN2	Peripheral Function Clock Control Register 2	4.5
MRST2	Peripheral Function Reset Control Register 2	4.6



4.1 Peripheral Function Clock Control Register 0 (CKEN0)

This section explains Peripheral Function Reset Clock Register 0 (CKEN0).

bit	31	30	29	28	27	26	25	24
Field		Reserved		GIOCK	Reserved	EXBCK	Reserved	DMACK
Attribute		-		R/W	-	R/W	-	R/W
Initial value		-		1	-	1	-	1
bit	23	22	21	20	19	18	17	16
Field		Rese	rved			ADC	CK[3:0]	
Attribute	,	=				R	R/W	
Initial value		-				1	111	
bit	15	14	13	12	11	10	9	8
Field				MFS	CK[15:8]			
Attribute				F	R/W			
Initial value				C)xFF			
bit	7	6	5	4	3	2	1	0
Field				MFS	CK[7:0]			
Attribute				ſ	R/W			
Initial value				C)xFF			

[bit31:29] Reserved: Reserved bits

Write 0 to these bits.

[bit28] GIOCK: Settings for operation clock supplying and gating to GPIO function

This bit controls the operation clock supplying and the gating to the I/O Port function. This bit controls all the operation clocks to the I/O Port functions collectively.

When this bit is set to 1, the bus clock is supplied to the I/O Port function block and the I/O Port function can be used.

When this bit is set to 0, the bus clock input to the I/O Port function block is gated. Note that the reading of the input level and the setting change of the output power level are disabled while the bus clock is gated. For details, see 5. Peripheral Clock Gating Function Usage Precautions.

bit	Description			
0 The bus clock input to the I/O Port function block is gated.				
1	The bus clock is supplied to the I/O Port function block. (Initial value)			
Į į	Be sure to set 1 in order to use I/O Port function.			

[bit27] Reserved: Reserved bit

Write 0 to this bit.



[bit26] EXBCK: Settings for operation clock supplying and gating of external bus interface function

This bit controls the operation clock supplying and the gating to the external bus interface functions. When this bit is set to 1, the bus clock is supplied to the external bus interface function block, and the external bus interface function can be used. For products to which the external bus interface is not mounted, do not change this bit from the initial value.

When this bit is set to "0", the bus clock input to the external bus interface function is gated. While the bus clock input is gated, the external bus interface cannot be used.

bit	Description
0	The bus clock input to the external bus interface function block is gated.
1	The bus clock is supplied to the external bus interface function block. (Initial value)

[bit25] Reserved: Reserved bit

Write 0 to this bit.

[bit24] DMACK: Supplying and gating settings of DMAC operation clock

This bit controls the operation clock supplying and the gating to the DMAC function. When this bit is set to1, the bus clock is supplied to the DMAC block and the DMAC function can be used.

When this bit is set to 0, the bus clock input to the DMAC block is gated. While the bus clock input is gated, the DMAC function cannot be used.

bit	Description
0	The bus clock input to DMAC is gated.
1	The bus clock is supplied to DMAC. (Initial value)

[bit23:20] Reserved: Reserved bits

Write 0 to these bits.

[bit19:16] ADCCK[3:0]: Settings for operation clock supplying and gating to A/D converter

These bits control the operation clock supplying and gating to the A/D converter. The following show the correspondence between each bit and the A/D converter unit:

bit16 - ADCCK0: A/D converter unit 0 bit17 - ADCCK1: A/D converter unit 1 bit18 - ADCCK2: A/D converter unit 2 bit19 - ADCCK3: A/D converter unit 3

When the relevant bit is set to 1, the bus clock is supplied to the unit of the corresponding A/D converter to enable the A/D converter function. For products to which the corresponding A/D converter is not mounted, do not change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding A/D converter is gated. While the bus clock input is gated, the relevant A/D converter cannot be used.

bit	Description					
The bus clock input to the A/D converter unit corresponding to the relevant bit is gated.						
1	The bus clock is supplied to the A/D converter unit corresponding to the relevant bit.					
'	(Initial value)					



[bit15:0] MFSCK[15:0]: Settings for operation clock supply and gating to multi-function serial interface

These bits control the operation clock supply and gating to the multi-function serial interface. The correspondence between each bit and the channel is shown below:

bit0 - MFSCK0: Multi-function serial interface channel 0 bit1 - MFSCK1: Multi-function serial interface channel 1 bit2 - MFSCK2: Multi-function serial interface channel 2 bit3 - MFSCK3: Multi-function serial interface channel 3 bit4 - MFSCK4: Multi-function serial interface channel 4 bit5 - MFSCK5: Multi-function serial interface channel 5 bit6 - MFSCK6: Multi-function serial interface channel 6 bit7 - MFSCK7: Multi-function serial interface channel 7 bit8 - MFSCK8: Multi-function serial interface channel 8 bit9 - MFSCK9: Multi-function serial interface channel 9 bit10 - MFSCK10: Multi-function serial interface channel 10 bit11 - MFSCK11: Multi-function serial interface channel 11 bit12 - MFSCK12: Multi-function serial interface channel 12 bit13 - MFSCK13: Multi-function serial interface channel 13 bit14 - MESCK14: Multi-function serial interface channel 14 bit15 - MFSCK15: Multi-function serial interface channel 15

When the relevant bit is set to 1, the bus clock is supplied to the channel of the corresponding multi-function serial interface to enable the function of the multi-function serial interface. For products to which the relevant multi-function serial interface channel is not mounted, do not change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the channel of the corresponding multi-function serial interface is gated. While the bus clock input is gated, the multi-function serial interface function of the corresponding channel cannot be used.

bit	Description				
The bus clock input to the multi-function serial interface channel corresponding to the relevant bit gated.					
1	The bus clock is supplied to the multi-function serial interface channel corresponding to the relevant bit. (Initial value)				



4.2 Peripheral Reset Control Register 0 (MRST0)

This section explains the peripheral reset control register 0 (MRST0).

bit	31	30	29	28	27	26	25	24
Field			Reserved			EXBRST	Reserved	DMARST
Attribute			-			R/W	-	R/W
Initial value			=			0	=	0
bit	23	22	21	20	19	18	17	16
Field		Res	erved			ADCF	RST[3:0]	
Attribute			=			F	R/W	
Initial value			-			0	000	
bit	15	14	13	12	11	10	9	8
Field				MFSR	ST[15:8]			
Attribute				R	/W			
Initial value				0:	k00			
bit	7	6	5	4	3	2	1	0
Field				MFSR	ST[7:0]			
Attribute				R	/W			
Initial value				0:	k00			

[bit31:27] Reserved: Reserved bits

Write 0 to these bits.

[bit26] EXBRST: Reset control for external bus interface

This bit controls the reset of the external bus interface only. When this bit is set to 1, the external bus interface is reset to disable the operation of the external bus interface. For products to which the external bus interface is not mounted, do not change this bit from the initial value. To release the reset status, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of the external bus interface. (Initial value)
1	Executes the external bus interface reset.

When using the external bus interface, set EXBRST bit become 1 to execute external bus interface reset and then this bit become 0 to release the reset. After the setting, set external bus control registers. **Note:**

 The external bus interface reset control with the above register control cannot initialize the registers of the external bus interface.

[bit25] Reserved: Reserved bit

Write 0 to this bit.

[bit24] DMARST: Reset control of DMAC

This bit controls reset of the DMAC unit. If this bit is set to 1, DMAC becomes a reset state, the DMA transfer operation stops, and all the register settings are initialized. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the DMAC reset. (Initial value)
1	Issues reset signal to DMAC.



[bit23:20] Reserved: Reserved bits

Write0 to these bits.

[bit19:16] ADCRST[3:0]: Reset control of A/D converter

These bits control the reset of each unit of the A/D converter. The correspondence between each bit and A/D converter unit is shown below:

bit16 - ADCRST0: A/D converter unit 0 bit17 - ADCRST1: A/D converter unit 1 bit18 - ADCRST2: A/D converter unit 2 bit19 - ADCRST3: A/D converter unit 3

If the relevant bit is set to 1, the corresponding A/D converter unit becomes a reset state, the analog to digital conversion operation stops, and the register settings are initialized. For products to which the relevant A/D converter unit is not mounted, do not change the relevant bit from the initial state. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of the A/D converter unit corresponding to the relevant bit. (Initial value)
1	Issues the reset to the A/D converter unit corresponding to the relevant bit.

[bit15:0] MFSRST[15:0]: Control of software reset of multi-function serial interface

These bits control the reset of each channel of the multi-function serial interface. The correspondence between each bit and the channel is shown below.

bit0 - MFSRST0: Multi-function serial interface channel 0 bit1 - MFSRST1: Multi-function serial interface channel 1

bit2 - MFSRST2: Multi-function serial interface channel 2

bit3 - MFSRST3: Multi-function serial interface channel 3

bit4 - MFSRST4: Multi-function serial interface channel 4

bit5 - MFSRST5: Multi-function serial interface channel 5

bit6 - MFSRST6: Multi-function serial interface channel 6

bit7 - MFSRST7: Multi-function serial interface channel 7

bit8 - MFSRST8: Multi-function serial interface channel 8

bit9 - MFSRST9: Multi-function serial interface channel 9

bit10 - MFSRST10: Multi-function serial interface channel 10

bit11 - MFSRST11: Multi-function serial interface channel 11

bit12 - MFSRST12: Multi-function serial interface channel 12

bit13 - MFSRST13: Multi-function serial interface channel 13 bit14 - MFSRST14: Multi-function serial interface channel 14

bit15 - MFSRST15: Multi-function serial interface channel 15


If the relevant bit is set to 1, the channel of the corresponding multi-function serial interface becomes a reset state, its serial communications stop, and the register setting is initialized. For products to which the relevant multi-function serial interface channel is not mounted, it is prohibited to set the relevant bit to 1. To release the above-mentioned reset, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of the multi-function serial interface channel corresponding to the relevant bit. (Initial value)
1	Issues the reset the multi-function serial interface channel corresponding to the relevant bit.



4.3 Peripheral Clock Control Register 1 (CKEN1)

This section explains the peripheral clock control register 1 (CKEN1).



[bit31:20] Reserved: Reserved bits

Write 0 to these bits.

[bit19:16] QDUCK[3:0]: Settings for operation clock supply and gating of quad counter

These bits control the operation clock supply and gating of quad counter. The correspondence between each bit and quad counter is shown below.

bit16 - QDUCK0: Quad counter unit 0 bit17 - QDUCK1: Quad counter unit 1 bit18 - QDUCK2: Quad counter unit 2 bit19 - QDUCK3: Quad counter unit 3

When the relevant bit is set to 1, the bus clock is supplied to the unit of the corresponding quad counter to use the quad counter function. For products to which the relevant quad counter unit is not mounted, do not change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to corresponding quad counter is stopped. While the bus clock input is gated, the quad counter of the relevant unit cannot be used.

bit	Description
0	Gates the bus clock input to the corresponding quad counter.
1	Supplies the bus clock to the quad counter corresponding to the relevant bit. (Initial value)

[bit15:12] Reserved: Reserved bits

Write 0 to these bits.



[bit11:8] MFTCK[3:0]: Settings for operation clock supply and gating of multi-function timer and PPG

These bits control the operation clock supply and gating to the multi-function timer and PPG. The correspondence among each bit, the multi-function timer unit, and the PPG channel is shown below.

bit8 - MFTCK0: Multi-function timer unit 0 - PPG channel 0 to channel 7 bit9 - MFTCK1: Multi-function timer unit 1 - PPG channel 8 to channel 15 bit10 - MFTCK2: Multi-function timer unit 2 - PPG channel 16 to channel 23 bit11 - MFTCK3: Multi-function timer unit 3 - PPG channel 24 to channel 31

When the relevant bit is set to 1, the bus clock is supplied to corresponding multi-function timer unit and PPG channel to use the multi-function timer and PPG function. For products to which the relevant multi-function timer unit and PPG channels is not mounted, it is prohibited to change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding multi-function timer unit and PPG channels is gated. While the bus clock is gated, the relevant multi-function timer and PPPG function cannot be used.

bit	Description					
0	The bus clock input to the multi-function timer unit and the PPG channel corresponding to the relevant bit is gated.					
1	The bus clock is supplied to the multi-function timer unit and the PPG channel corresponding to the relevant bit. (Initial value)					

[bit7:4] Reserved: Reserved bits

Write 0 to these bits.

[bit3:0] BTMCK[3:0]: Settings operation clock supply and gating to base timer

These bits control the operation clock supply and gating to the base timer. The correspondence between each bit and the base timer channel is shown below.

bit0 - BTMCK0: Base timer channel 0, 1, 2, 3 bit1 - BTMCK1: Base timer channel 4, 5, 6, 7 bit2 - BTMCK2: Base timer channel 8, 9, 10, 11 bit3 - BTMCK3: Base timer channel 12, 13, 14, 15

When the relevant bit is set to 1, the bus clock is supplied to the corresponding base timer channel to use the base timer not change the relevant bit from the initial value.


When 0 is set to the relevant bit, the bus clock input to the corresponding base timer channel is gated. While the bus clock input is gated, the base timer function of the corresponding channel cannot be used.

bit Description			
0	The bus clock input to the base timer channel corresponding to the relevant bit is gated.		
1	The bus clock is supplied to the base timer channel corresponding to the relevant bit.		
	(Initial value)		



4.4 Peripheral Function Reset Control Register 1 (MRST1)

This section explains the peripheral function reset control register 1(MRST1).



[bit31:20] Reserved: Reserved bits

Write "0" to these bits.

[bit19:16] QDURST[3:0]: Reset control of quad counter

These bits control the reset of each unit of the quad counter. The correspondence between each bit and the quad counter unit is shown below.

bit16 - QDURST 0: Quad counter unit 0 bit17 - QDURST 1: Quad counter unit 1 bit18 - QDURST 2: Quad counter unit 2 bit19 - QDURST 3: Quad counter unit 3

If the relevant bit is set to 1, the unit of the corresponding quad counter becomes a reset state, the quad counter operation stops, and the register settings are initialized. For products to which the relevant quad counter is not mounted, do not change the relevant bit from the initial state. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of the quad counter corresponding to the relevant bit. (Initial value)
1	Issues the reset to the quad counter unit corresponding to the relevant bit.

[bit15:12] Reserved: Reserved bits

Write 0 to these bits.



[bit11:8] MFTRST[3:0]: Control of multi-function timer and PPG reset control

These bits control multi-function timer reset of each unit and PPG reset of every four channels. The correspondence among each bit, quad counter unit, and the PPG channel is shown below.

bit8 - MFTRST0: Multi-function timer unit 0 - PPG channel 0, 2, 4, 6 bit9 - MFTRST1: Multi-function timer unit 1 - PPG channel 8, 10, 12, 14 bit10 - MFTRST2: Multi-function timer unit 2 - PPG channel 16, 18, 20, 22 bit11 - MFTRST3: Multi-function timer unit 3 - PPG channel 24, 26, 28, 30

If the relevant bit is set to 1, the corresponding multi-function timer unit and PPG channel become the reset states, the multi-function timer operation stops, and the register setting is initialized. For products to which the relevant multi-function timer unit and PPG channels are not mounted, do not change the relevant bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit	Description					
0	Release the resets of the multi-function timer unit and the PPG channel corresponding to the relevant bit. (Initial value)					
1	Issue the resets to the multi-function timer unit and the PPG channels corresponding to the relevant bit.					

[bit7:4] Reserved: Reserved bits

Write 0 to these bits.

[bit3:0] BTMRST[3:0]: Reset control of base timer

These bits control the reset for four units of the base timer. The correspondence among each bit and the base timer channels is shown below.

bit0 - BTMRST0: Base timer channels 0, 1, 2, 3 bit1 - BTMRST1: Base timer channels 4, 5, 6, 7 bit2 - BTMRST2: Base timer channels 8, 9, 10, 11 bit3 - BTMRST3: Base timer channels 12, 13, 14, 15

If the relevant bit is set to 1, the unit of the corresponding base timer channels becomes a reset state, the base timer operation stops, and the register setting is initialized. For products to which the relevant base timer channels are not mounted, do not change the relevant bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Release the reset for the base timer channel corresponding to the relevant bit. (Initial value)
1	Issue the reset to the base timer channel corresponding to the relevant bit.



4.5 Peripheral Clock Control Register 2 (CKEN2)

This section explains the peripheral clock control register 2(CKEN2).

bit	31	30	29	28	27	26	25	24
Field		Reserved		QSPICK	Rese	erved	CEC	CK[1:0]
Attribute		=		R/W		-	F	R/W
Initial value		-		0		-		11
bit	23	22	21	20	19	18	17	16
Field		Reserved		PCRCCK	Rese	erved	1280	CK[1:0]
Attribute		=		R/W	,	=	F	R/W
Initial value		-		1	•	-		00
bit	15	14	13	12	11	10	9	8
Field	IISCC	K[1:0]	ICCCI	<[1:0]		Reserved		SDCCK
Attribute	R/	W	R/	W		-		R/W
Initial value	1	1	1	1		-		0
bit	7	6	5	4	3	2	1	0
Field	Reserved		CANCK[2:0]		Rese	erved	USB	CK[1:0]
Attribute	-		R/W*	•		-	F	R/W
Initial value	-		111*			_		00
bit Field Attribute	7		5 CANCK[2:0] R/W*	4			USB	0 CK[1:0] R/W

^{*:} For products not mounting CAN controller, Attribute is R and Initial value is 00.

[bit31:29] Reserved: Reserved bits

Write 0 to these bits.

[bit28] QSPICK: Settings for operation clock supply and gating to High-Speed Quad SPI controller

This bit controls the operation clock supply and gating to the High-Speed Quad SPI controller function. When this bit is set to 1, the bus clock is supplied to the High-Speed Quad SPI controller unit to use the High-Speed Quad SPI controller function. For products to which the relevant High-Speed Quad SPI controller unit is not mounted, do not change the relevant bit from the initial value.

When this bit is set to 0, the bus clock input to the High-Speed Quad SPI unit is gated. While the bus clock input is gated, the functions of the High-Speed Quad SPI cannot be used.

bit Description			
0	Gates the bus clock input to High-Speed Quad SPI. (Initial value)		
1	Supplies the bus clock to High-Speed Quad SPI.		

[bit27:26] Reserved: Reserved bits

Write 0 to these bits.



[bit25:24] CECCK[1:0]: Settings for operation clock supply and gating of HDMI-CEC/Remote Control Reception

These bits control the operation clock supply and gating to HDMI-CEC/Remote Control Reception. The correspondence between each bit and the HDMI-CEC/Remote Control Reception channel is shown below.

bit24 - CECCK0: HDMI-CEC/Remote Control Reception channel 0 bit25 - CECCK1: HDMI-CEC/Remote Control Reception channel 1

When the relevant bit is set to 1, the bus clock is supplied to the corresponding HDMI-CEC/Remote Control Reception channel to use the HDMI-CEC/Remote Control Reception function. For products to which the relevant HDMI-CEC/Remote Control Reception channel is not mounted, it is prohibited to change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding HDMI-CEC/Remote Control Reception channel is gated. While the bus clock input is gated, the HDMI-CEC/Remote Control Reception function of the corresponding channel cannot be used

bit	Description						
0	Gates the bus clock input to the HDMI-CEC/Remote Control Reception channel corresponding to the relevant bit.						
1	Supplies the bus clock to the HDMI-CEC/Remote Control Reception channel corresponding to the relevant bit. (Initial value)						

[bit23:21] Reserved: Reserved bits

Write 0 to these bits.

[bit20] PCRCCK: Settings for operation clock supply and gating to Programmable-CRC

This bit controls the operation clock supply and gating to the Programmable-CRC function. When this bit is set to 1, the bus clock is supplied to the Programmable-CRC unit to use the Programmable-CRC function. For products to which the relevant Programmable-CRC unit is not mounted, do not change the relevant bit from the initial value.

When this bit is set to 0, the bus clock input to the Programmable-CRC unit is gated. While the bus clock input is gated, the functions of the Programmable-CRC cannot be used.

bit Description	
0	Gates the bus clock input to Programmable-CRC.
1	Supplies the bus clock to Programmable-CRC. (Initial value)

[bit19:18] Reserved: Reserved bits

Write 0 to these bits.



[bit17:16] I2SCK[1:0]: Settings for operation clock supply and gating of I2S Interface

These bits control the operation clock supply and gating to I^2S Interface. The correspondence between each bit and the I^2S Interface channel is shown below.

bit16 – I2SCK0: I²S Interface channel 0 bit17 – I2SCK1: I²S Interface channel 1

When the relevant bit is set to 1, the bus clock is supplied to the corresponding I²S Interface channel to use the I²S Interface function. For products to which the relevant I²S Interface channel is not mounted, it is prohibited to change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding I²S Interface channel is gated. While the bus clock input is gated, the I²S Interface function of the corresponding channel cannot be used

bit	Description
0	Gates the bus clock input to the I ² S Interface channel corresponding to the relevant bit. (Initial value)
1	Supplies the bus clock to the I ² S Interface channel corresponding to the relevant bit.

[bit15:14] IISCCK[1:0]: Settings for operation clock supply and gating of MFS I²S Interface

These bits control the operation clock supply and gating to MFS I²S Interface. The correspondence between each bit and the MFS I²S Interface channel is shown below.

bit14 – IISCCK0: MFS I²S Interface channel 0 bit15 – IISCCK1: MFS I²S Interface channel 1

When the relevant bit is set to 1, the bus clock is supplied to the corresponding MFS I²S Interface channel to use the I²S Interface function. For products to which the relevant MFS I²S Interface channel is not mounted, it is prohibited to change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding MFS I²S Interface channel is gated. While the bus clock input is gated, the MFS I²S Interface function of the corresponding channel cannot be used

bit	Description
0	Gates the bus clock input to the MFS I ² S Interface channel corresponding to the relevant bit. (Initial value)
1	Supplies the bus clock to the MFS I ² S Interface channel corresponding to the relevant bit.

[bit13:12] ICCCK[1:0]: Settings for operation clock supply and gating of Smart Card Interface

These bits control the operation clock supply and gating to Smart Card Interface. The correspondence between each bit and the Smart Card Interface channel is shown below.

bit12 – ICCCK0: Smart Card Interface channel 0 bit13 – ICCCK1: Smart Card Interface channel 1

When the relevant bit is set to 1, the bus clock is supplied to the corresponding Smart Card Interface channel to use the I²S Interface function. For products to which the relevant Smart Card Interface channel is not mounted, it is prohibited to change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding Smart Card Interface channel is gated. While the bus clock input is gated, the Smart Card Interface function of the corresponding channel cannot be used.

bit	Description
Gates the bus clock input to the Smart Card Interface channel corresponding to the relevalue)	
1	Supplies the bus clock to the Smart Card Interface channel corresponding to the relevant bit.



[bit11:9] Reserved: Reserved bits

Write 0 to these bits.

[bit8] SDCCK: Settings for operation clock supply and gating to SD card interface

This bit controls the operation clock supply and gating to the SD card interface function. When this bit is set to 1, the bus clock is supplied to the SD card interface unit to use the SD card interface function. For products to which the relevant SD card interface unit is not mounted, do not change the relevant bit from the initial value.

When this bit is set to 0, the bus clock input to the SD card interface unit is gated. While the bus clock input is gated, the functions of the SD card interface cannot be used.

bit	Description	
0	Gates the bus clock input to SD card interface. (Initial value)	
1	Supplies the bus clock to SD card interface.	

[bit7] Reserved: Reserved bits

Write 0 to these bits.

[bit6:4] CANCK[2:0]: Settings for clock supply and gating to CAN controller

These bits control bus clock (base clock) supply and gating to the CAN controller. The correspondence between each bit and the CAN controller channel is shown below.

bit4 - CANCK0: CAN controller channel 0 bit5 - CANCK1: CAN controller channel 1

bit6 - CANCK2: CAN controller channel 2 (For TYPE3-M4 and TYPE4-M4 products, CAN-FD)

When the relevant bit is set to 1, the bus clock is supplied to the corresponding CAN controller channel to use the CAN controller function. For products to which the relevant CAN controller channel is not mounted, do not change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding CAN controller channel is gated. While the bus clock input is gated, the CAN controller function of the corresponding channel cannot be used.

bit	Description				
0	Gates the bus clock input to the CAN controller channel corresponding to the relevant bit. (Initial				
0	value: For products not mounting CAN controller)				
4	Supplies the bus clock input to the CAN controller channel corresponding to the relevant bit. (Initial				
1	value: For products mounting CAN controller)				

[bit3:2] Reserved: Reserved bits

Write 0 to these bits.

[bit1:0] USBCK[1:0]: Settings for operation clock supply and gating of USB(function/host)

These bits control the operation clock supply and gating to USB (function/host). The correspondence between each bit and the USB channel is shown below.

bit0 - USBCK0: USB channel 0 bit1 - USBCK1: USB channel 1

When the relevant bit is set to 1, the bus clock is supplied to the corresponding USB channel to use the USB function. For products to which the relevant USB channel is not mounted, it is prohibited to change the relevant bit from the initial value.

When the relevant bit is set to 0, the bus clock input to the corresponding USB channel is gated. While the bus clock input is gated, the USB function of the corresponding channel cannot be used.

bit	Description
0	Gates the bus clock input to the USB channel corresponding to the relevant bit. (Initial value)
1	Supplies the bus clock to the USB channel corresponding to the relevant bit.



4.6 Peripheral Function Reset Control Reset 2 (MRST2)

This section explains the peripheral function reset control register 2 (MRST2).

bit	31	30	29	28	27	26	25	24
Field		Reserved		QSPIRST	Rese	erved	CECF	RST[1:0]
Attribute		=		R/W	-		R/W	
Initial value		-		0		-		00
bit	23	22	21	20	19	18	17	16
Field		Reserved		PCRCRST	Rese	erved	I2SR	ST[1:0]
Attribute		-		R/W		=	F	R/W
Initial value		-		0		-		00
bit	15	14	13	12	11	10	9	8
Field	IISCRS	ST[1:0]	ICCRS	ST[1:0]		Reserved		SDCRST
Attribute	R/	W	R/	W		=		R/W
Initial value	l value 00		00		-			0
bit	7	6	5	4	3	2	1	0
Field	Reserved		CANRST[2:0)]	Reserved		USBRST[1:0]	
Attribute	=	- R/W			=		R/W	
Initial value	-		000		-		00	

[bit31:29] Reserved: Reserved bits

Write 0 to these bits.

[bit28] QSPIRST: Reset control of High-Speed Quad SPI controller

This bit controls the reset of the Hi-Speed Quad SPI controller unit. If this bit is set to 1, the SD card interface becomes a reset state, the operation of the High-Speed Quad SPI controller stops, and the register settings are initialized. For products to which the High-Speed Quad SPI controller is not mounted, do not set this bit to 1. To release the above-mentioned reset state, be sure to set this bit to 0 again.

bit Description		Description
	0	Releases the reset of High-Speed Quad SPI controller. (Initial value)
	1	Issue the reset signal to High-Speed Quad SPI controller.

[bit27:26] Reserved: Reserved bits

Write 0 to these bits.



[bit25:24] CECRST[1:0]: Reset control of HDMI-CEC/Remote Control Reception

These bits control the reset of each channel of HDMI-CEC/Remote Control Reception. The correspondence between each bit and the HDMI-CEC/Remote Control Reception channel is shown below.

bit24 - CECRST0: HDMI-CEC/Remote Control Reception channel 0 bit25 - CECRST1: HDMI-CEC/Remote Control Reception channel 1

If the relevant bit is set to 1, the channel of corresponding HDMI-CEC/Remote Control Reception becomes a reset state, the HDMI-CEC/Remote Control Reception operation stops, and the register settings are initialized. For products to which the relevant HDMI-CEC/Remote Control Reception channel is not mounted, do not change this bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit Description				
0	Releases the reset of HDMI-CEC/Remote Control Reception channel corresponding to the relevant			
	bit.(Initial value)			
1	Issues the reset to HDMI-CEC/Remote Control Reception channel corresponding to the relevant bit.			

[bit23:21] Reserved: Reserved bits

Write 0 to these bits.

[bit20] PCRCRST: Reset control of Programmable-CRC

This bit controls the reset of the Programmable-CRC unit. If this bit is set to 1, the SD card interface becomes a reset state, the operation of the Programmable-CRC stops, and the register settings are initialized. For products to which the Programmable-CRC is not mounted, do not set this bit to 1. To release the above-mentioned reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of Programmable-CRC. (Initial value)
1	Issue the reset signal to Programmable-CRC.

[bit19:18] Reserved: Reserved bits

Write 0 to these bits.

[bit17:16] I2SRST[1:0]: Reset control of I2S Interface

These bits control the reset of each channel of I²S Interface. The correspondence between each bit and the I²S Interface channel is shown below.

bit16 – I2SRST0: I²S Interface channel 0 bit17 – I2SRST1: I²S Interface channel 1

If the relevant bit is set to 1, the channel of corresponding I²S Interface becomes a reset state, the I²S Interface operation stops, and the register settings are initialized. For products to which the relevant I²S Interface channel is not mounted, do not change this bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit	Description	
0	Releases the reset of I ² S Interface channel corresponding to the relevant bit.(Initial value)	
1	Issues the reset to I ² S Interface channel corresponding to the relevant bit.	



[bit15:14] IISCRST[1:0]: Reset control of MFS I2S Interface

These bits control the reset of each channel of MFS I²S Interface. The correspondence between each bit and the MFS I²S Interface channel is shown below.

bit14 – IISCRST0: MFS I²S Interface channel 0 bit15 – IISCRST1: MFS I²S Interface channel 1

If the relevant bit is set to 1, the channel of corresponding MFS I²S Interface becomes a reset state, the MFS I²S Interface operation stops, and the register settings are initialized. For products to which the relevant MFS I²S Interface channel is not mounted, do not change this bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of MFS I ² S Interface channel corresponding to the relevant bit.(Initial value)
1	Issues the reset to MFS I ² S Interface channel corresponding to the relevant bit.

[bit13:12] ICCRST[1:0]: Reset control of Smart Card Interface

These bits control the reset of each channel of Smart Card Interface. The correspondence between each bit and the Smart Card Interface channel is shown below.

bit12 – ICCRST0: Smart Card Interface channel 0 bit13 – ICCRST1: Smart Card Interface channel 1

If the relevant bit is set to 1, the channel of corresponding Smart Card Interface becomes a reset state, the Smart Card Interface operation stops, and the register settings are initialized. For products to which the relevant Smart Card Interface channel is not mounted, do not change this bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of Smart Card Interface channel corresponding to the relevant bit.(Initial value)
1	Issues the reset to Smart Card Interface channel corresponding to the relevant bit.

[bit11:9] Reserved: Reserved bits

Write 0 to these bits.

[bit8] SDCRST: Reset control of SD card interface

This bit controls the reset of the SD card interface unit. If this bit is set to 1, the SD card interface becomes a reset state, the operation of the SD card interface stops, and the register settings are initialized. For products to which the SD card interface is not mounted, do not set this bit to 1. To release the above-mentioned reset state, be sure to set this bit to 0 again.

	bit	Description
ĺ	0	Releases the reset of SD card interface. (Initial value)
ĺ	1	Issue the reset signal to SD card interface.

[bit7] Reserved: Reserved bits

Write 0 to these bits.



[bit6:4] CANRST[2:0]: Reset control of CAN controller

These bits control the reset of each CAN controller's channel unit. The correspondence between each bit and the CAN controller channel is shown below.

bit4 – CANRST0: CAN controller channel 0 bit5 – CANRST1: CAN controller channel 1

bit6 - CANRST2: CAN controller channel 2 (For TYPE3-M4 and TYPE4-M4 products, CAN-FD)

If the relevant bit is set to 1, the channel of the corresponding CAN controller becomes a reset state, the CAN controller operation stops, and the register settings are initialized. For products to which the CAN controller channel is not mounted, do not change this bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of CAN controller channel corresponding to the relevant bit. (Initial value)
1	Issues the rest signal to CAN controller channel corresponding to the relevant bit.

[bit3:2] Reserved: Reserved bits

Write 0 to these bits.

[bit1:0] USBRST[1:0]: Reset control of USB (function/host)

These bits control the reset of each channel of USB (function/host). The correspondence between each bit and the USB channel is shown below.

bit0 – USBRST0: USB channel 0 bit1 – USBRST1: USB channel 1

If the relevant bit is set to 1, the channel of corresponding USB becomes a reset state, the USB operation stops, and the register settings are initialized. For products to which the relevant USB channel is not mounted, do not change this bit from the initial value. To release the reset state, be sure to set this bit to 0 again.

bit	Description
0	Releases the reset of USB channel corresponding to the relevant bit.(Initial value)
1	Issues the reset to USB channel corresponding to the relevant bit.



5. Peripheral Clock Gating Function Usage Precautions

This section explains the precautions for using peripheral clock gating functions by peripheral function.

Overview

Control of a peripheral function to which a clock supply is stopped

The register access to a peripheral function to which a clock supply is stopped, both read and write, is not guaranteed. The read value is undefined, and the write operation is prohibited.

The internal state can be reset by controlling peripheral function reset control register 0 to 2 (MRST0, MRST1, and MRST2) while the peripheral clock is gated.

Combination of peripheral clock settings

Be sure to set all the target peripheral functions to the clock supply side by the peripheral clock control registers 0 to 2 (CKEN0, CKEN1, and CKEN2) for the functions operated by combining two or more peripheral functions. For example, set a relevant unit of the A/D converter used and a relevant channel of the base timer to the clock supply side respectively by the peripheral clock control registers (CKEN0 and CKEN1) when the base timer is selected for use by the timer trigger of the A/D converter.

Initialization conditions of peripheral clock settings

The peripheral clock gating function is initialized by the following reset. After issuing the following reset, be sure to reconfigure the peripheral clock gating function.

For details of the following resets, see Chapter Resets.

- Power-on reset (PONR)
- Low voltage detection reset (LVDH)
- INITX pin input(INITX)
- Software watchdog reset (SWDGR)
- Hardware watchdog reset (HWDGR)
- Clock failure detection reset (CSVR)
- Anomalous frequency detection reset (FCSR)
- Software reset (SRST)
- APB2 bus reset (APBC2_PSR)
- Deep standby transition reset (DSTR)

Multi-Function Serial Interface

■ LIN Sync field detection: LSYN

Execute the setting of the operation clock supply to the corresponding multi-function timer (input capture) separately with the setting of the peripheral clock of multi-function serial interface when the input capture (ICU) is used in the LIN bus interface mode. For the connection between the multi-function serial interface and the input capture, see Extended Pin Function Setting Register (EPFR) in Chapter of I/O port.

■ MFS I2S interface

Execute the setting of the operation clock supply to the corresponding MFS I²S separately with the setting of the peripheral clock of multi-function serial interface when the I²S is used in the clock synchronous serial interface mode (CSIO).



Base Timer

■ Clock setting unit of base timer

The peripheral clock control of the base timer is executed in the unit of four channels described in Table 5-1

Table 5-1 Correspondence between Peripheral Clock Gating Setting and Base Timer Channels

Setting Bit of Peripheral Clock Control Register (CKEN1)	Target Channels
bit 0	Base Timer ch3, ch2, ch1, ch0
bit 1	Base Timer ch7, ch6, ch5, ch4
bit 2	Base Timer ch11, ch10, ch9, ch8
bit 3	Base Timer ch15, ch14, ch13, ch12

Multi-function Timer

■ FRT Selection register

For using the following FRT selection function, set the operation clock of the multi-function timer unit on which source-side FRT is mounted to the supply side.

- OCU Connection FRT selection register (OCFS)
- ICU Connection FRT selection register (ICFS)
- ADC Start-up compare connection FRT selection register (ADCMP)

PPG

■ Clock Control of PPG

The control of input clock to PPG synchronizes with the settings of input clock to the multi-function timer. For PPG channel numbers and unit numbers of multi-function timer, see Table 5-2.

Table 5-2 Multi-function Timer and PPG Input Clock Control

Unit Number of Multi-function Timer	PPG Channel Number
Unit 0	Channel 0 to Channel 7
Unit 1	Channel 8 to Channel 15
Unit 2	Channel 16 to Channel 23
Unit 3	Channel 24 to Channel 31

External Bus Interface

■ Individual reset control of external bus interface

When the external bus interface is individually reset with bit26 (EXBRST) of the peripheral function reset control register 0 (MRST0), the setting of the register in the external bus interface is not initialized though its operation stops.

USB (Function/Host)

■ Clock control target

The gating and supplying of the clock for the USB communication cannot be controlled with USBCK bit of the peripheral clock control register 2 (CKEN2). Execute the control of the clock for the USB communication with UCEN bit of USB clock control register (UCCR) or USB/Ethernet clock control register (UCCR). For details, see USB Clock Generation in FM4 Family Peripheral Manual Communication Macro Part.



A/D Converter

■ A/D Timer Trigger Selection

When the base timer is used as a startup trigger of the A/D converter, set the operation clock of the selected base timer channel to the supply side.

GPIO

■ Restrictions when bus clock is gated

While the bus clock of GPIO is gated, some functions of I/O port cannot be used as shown in Table 5-3. Be sure to confirm the using conditions and execute the bus clock control of GPIO. For details on I/O port functions, see Chapter I/O Port.

Table 5-3 Restrictions When GPIO Clock is Gated

Destrictions	Bus Clock Status		
Restrictions	Supplied*	Gated*	
GPIO Function-Input level reading	Available	Prohibited	
(PDIR register reading)	Available	Fioribited	
GPIO Function-Output Level Switching and Status Confirmation	Available	Prohibited	
(PDOR register reading/writing)	Available	Proffibiled	
I/O port Mode Switching			
(Setting change of PFR, PCR, DDR, ADE, SPSR, EPFR, and PZR	Available	Prohibited	
registers)			
Peripheral Function Operation (Signal Input and Output)	Available	Available	
External Interrupt/NMI Control	Available	Available	
Reset Input (INITX)	Available	Available	
Return from Deep Standby Mode	Available	Available	
(WKUP pin input)	Available	Available	

^{*:} Available: can be used, Prohibited: cannot be used.

I²S Interface

■ Clock control target

The gating and supplying of the clock for the I²S cannot be controlled with I2SCK bit of the peripheral clock control register 2 (CKEN2). Execute the control of the clock for the I²S with I2SEN bit of I²S clock control register (ICCR). For details, see I²S Clock Generation in FM4 Family Peripheral Manual Communication Macro Part.

HDMI-CEC/Remote Control Reception

■ Clock control target

The gating and supplying of the sub clock for the HDMI-CEC/Remote Control Reception cannot be controlled with CECCK bit of the peripheral clock control register 2 (CKEN2). Execute the control of the sub clock for the HDMI-CEC/Remote Control Reception with CECCKE bit of sub clock control register (RCK CTL). For details, see Chapter Low Power Consumption Mode.

CHAPTER 2-2: Clock Gating



CHAPTER 2-3: High-Speed CR Trimming



This chapter explains the High-Speed CR Trimming Function.

- 1. High-Speed CR Trimming Function Overview
- 2. High-Speed CR Trimming Function Configuration and Block Diagram
- 3. High-Speed CR Trimming Function Operation
- 4. High-Speed CR Trimming Function Setup Procedure Example
- 5. High-Speed CR Trimming Function Register List
- 6. High-Speed CR Trimming Function Usage Precautions



1. High-Speed CR Trimming Function Overview

This section explains frequency trimming function of the high-speed CR oscillator.

The high-speed CR oscillators used for this device have fluctuation range in frequency accuracy due to process variation. The fluctuation range of frequency accuracy due to process variation and temperature change can be reduced by configuring the trimming function.

The high-speed CR trimming function consists of the frequency trimming setup unit and temperature trimming setup unit.

The frequency trimming setup unit has the following functions:

- It can be configured the high-speed CR frequency trimming by writing a trimming value to the High-speed CR oscillation Frequency Trimming Register (MCR_FTRM).
- By using ch.0 of Base Timer, the setting value to the frequency trimming register can be calculated from count value of the specified period.

The temperature trimming setup unit has the following function:

It can be configured the high-speed CR temperature compensation by writing a trimming value to the High-speed CR oscillation Temperature Trimming Register (MCR_TTRM).

For the high-speed CR frequency accuracy, see electrical characteristics described in "Data Sheet" of the product used.




2. High-Speed CR Trimming Function Configuration and Block Diagram

This section explains the configuration and block diagram of high-speed CR oscillator frequency trimming function.

Figure 2-1 shows the block diagram of high-speed CR frequency trimming function.

Figure 2-1 Block Diagram of the High-speed CR Oscillator Timing Circuit



Configuration

■ High-speed CR OSC macro

A macro of the high-speed CR clock outputs CLKHC (high-speed CR clock).

In addition, the frequency trimming can be performed with TRD bit of high-speed CR oscillation frequency trimming register (MCR_FTRM) and TRT bit of high-speed CR oscillation temperature trimming register (MCR_TTRM).

■ High-speed CR Trimming Control Circuit and register block

A control circuit and registers for trimming high-speed CR.

In addition, the high-speed CR clock (CLKHC_div) divided by the ratio set with CSR bit of high-speed CR oscillation frequency division setup register (MCR_PSR) is output to the base timer ch.0.

Base timer

This block counts frequency before setting to calculate the frequency trimming data for high-speed CR.

Note:

For the clock definition, see Chapter Clock.



3. High-Speed CR Trimming Function Operation

This section explains operation conducted by frequency trimming function of the high-speed CR oscillator.

Operation of High-speed CR Oscillation Frequency Trimming Function

■ Frequency trimming setup

The setup process writes a trimming data value to the High-speed CR oscillation Frequency Trimming Register (MCR_FTRM) to correct the misalignment of high-speed CR clock accuracy caused by process variation.

■ Temperature trimming setup

The setup process writes a trimming data value to the High-speed CR oscillation Temperature Trimming Register (MCR_TTRM) to correct the misalignment of high-speed CR clock accuracy caused by temperature change.

■ Register lock function

Write protect function is provided for the High-speed CR oscillation Frequency Trimming Register (MCR_FTRM) and the High-speed CR oscillation Temperature Trimming Register (MCR_TTRM), a function that protects the register from being rewritten without authorization when the system runs out of control.

■ Trimming data acquisition

Data written to the High-speed CR oscillation Frequency Trimming Register (MCR_FTRM) can be acquired by one of the following three methods:

- Use the factory preset value stored in the CR trimming area inside the flash memory.
 After reset is released, the value in the CR trimming area inside the flash memory is stored in the CR Trimming Data Mirror Register (CRTRMM). For data written to the High-speed CR oscillation Frequency Trimming Register (MCR_FTRM), use the TRMM bits of CR Trimming Data Mirror Register (CRTRMM).
- Calculate by yourself the value set to the High-speed CR oscillation Frequency Trimming Register from the count value within a certain period by using base timer.
- Output high-speed CR clock to an external pin, monitor the waveform to trim the frequency and calculate by yourself the value set to the High-speed CR oscillation Frequency Trimming Register.

Data written to the High-speed CR oscillation Temperature Trimming Register (MCR_TTRM) can be acquired by the following method:

Use the factory preset value stored in the CR trimming area inside the flash memory.
 After reset is released, the value in the CR trimming area inside the flash memory is stored in the CR Trimming Data Mirror Register (CRTRMM). For data written to the High-speed CR oscillation Temperature Trimming Register (MCR_TTRM), use the TTRM bits of CR Trimming Data Mirror Register (CRTRMM).

Notes:

- Erasing the flash memory also erases the CR trimming area inside the memory at the same time.
 If you use a value in the CR trimming area, therefore, save the data to other area (such as RAM) before erasing the flash memory, or only erase sectors other than in the CR trimming area.
- For the address of the CR trimming area, see Flash Programming Manual of the product used.



4. High-Speed CR Trimming Function Setup Procedure Example

This section provides an example of setting up frequency trimming function of the high-speed CR oscillator.

Frequency Trimming Setup

Take the steps shown in Figure 4-1 to set up frequency trimming.

- 1. Write 0x1ACCE554 to TRMLCK[31:0] bits of High-speed CR frequency Register Write Protection register (MCR_RLR) to release the lock of Frequency Trimming Setup Register (MCR_FTRM)/ Temperature Trimming Setup Register (MCR_TTRM).
- 2. Set the trimming data to TRT bit of Temperature Trimming Setup Register (MCR TTRM).
- 3. Set TRD bit of Frequency Trimming Setup Register (MCR_FTRM).
- 4. Write a value other than 0x1ACCE554 to TRMCLK[31:0] bits of High-speed CR Oscillation Register Write Protection Register (MCR_RLR) to lock the Frequency Trimming Setup Register (MCR_FTRM)/ Temperature Trimming Setup Register (MCR_TTRM).




Figure 4-1 Frequency/Temperature Trimming Setup



Frequency Trimming Data Acquisition Example

When acquiring the data from the CR trimming area in the flash memory;

Read the CR trimming area in the flash memory and get the data.

Write the acquired value to TRD bit of the High-speed CR oscillation Frequency Trimming Setup Register (MCR FTRM).

How to Calculate the Frequency Trimming Data

The following explains how to calculate the trimming data of high-speed CR oscillation.

- Let Ftgt, a target oscillation frequency be 4[MHz] and Ttgt, its cycle be 250[ns](Ftgt: 4[MHz]). Let Xtrm_coarse and Xtrm_fine be the TRD[9:5] bit values and TRD[4:0] bit values of the High-speed CR Oscillation Frequency Trimming Setup register at the time respectively.
- 2. Set 0b00000 to TRD[4:0] bits.
- 3. Let Xtrm_coarse be Xtrmmin_coarse when 0b00000 is set to TRD[4:0] bits. Let Tmax_coarse[sec] be the cycle at this time.
- 4. Let Xtrm_coarse be Xtrmmax_coarse when 0b11111 is set to TRD[9:5] bits. Let Tmin_coarse[sec] be the cycle at this time.
- 5. By calculating the following expression, obtain TRD[9:5] setting value, Xtrm_coarse giving the value more than target oscillation cycle, Ttgt.

$$Xtrm_coarse = \frac{Ttgt - \frac{T \max_coarse - T \min_corse}{31} - T \max_coarse}{\frac{T \min_coarse - T \max_coarse}{31}}$$

*: Round down decimals.

- 6. Set the obtained Xtrm coarse to TRD[9:5] bits.
- 7. Confirm that the High-speed CR clock, FCRH, after setting TRD bits is Ftgt or less. If the FCRH exceed Ftgt, subtract "1" from Xtrm coarse and then return to Step 6.When the FCRH is Ftgt or less, go to Step 8.
- 8. Let the value when "0b00000" is set to TRD[4:0] be Xtrimmin_fine. Let Tmax_fine[sec] be the cycle at this time.
- 9. Let the value when "0b11111" is set to TRD[4:0] be Xtrimmax_fine. Let Tmin_fine[sec] be the cycle at this time.
- 10. By calculating the following expression, obtain TRD[4:0] setting value, Xtrm_fine giving the target oscillation cycle, Ttgt.

$$Xtrm_fine = \frac{Ttgt - \frac{T \max_fine - T \min_fine}{31} - T \max_fine}{\frac{T \min_fine - T \max_fine}{31}}$$

*: Round down decimals.

- 11. Set the obtained Xtrm fine to TRD[4:0] bits.
- 12. Confirm whether the High-speed CR clock, FCRH, after setting TRD bits is Ftgt or more and within the specification value of the High-speed CR clock oscillation frequency. If FCRH exceeds the specification value, subtract "1" from Xtrm_fine and return to Step 11. Moreover, if FCRH is less than Ftgt, add "1" to Xtrm_fine and return to Step 11. When the value is within the specification values, the calculation of trimming data is finished.

Note:

 For specifications of High-speed CR Clock Oscillation frequency, see "Data Sheet" of the product used.






Figure 4-2 Method to Trim High-speed CR Clock


Note:

For information about how to measure Tmin_coarse/fine and Tmax_coarse/fine, see " Example of Trimming Data Acquisition Using Base Timer".

Example of Trimming Data Acquisition Using Base Timer

Figure 4-3 shows the time chart of high-speed CR oscillation and the trimming process.

Figure 4-3 Time Chart of High-speed CR Oscillation and the Trimming Process with Base Timer



Run the base timer by setting the main oscillation clock (CLKMO) as the master clock (measurement reference clock).

Activate a trigger on the rising of the high-speed CR frequency division clock (CLKHC_div) when setting Xtrmmin or Xtrmmax, read the base timer value at that time, and perform the following calculations.

 $Tmax = (TIMER1 \times PCLK) / DIV$

Tmin = (TIMER2 × PCLK) / DIV

TIMER1, TIMER2: Count value of base timer (PWC)

- PCLK: APB1 bus clock

DIV: Frequency division ratio set by CSR bit of Division Setting

Register(MCR PSR)

CHAPTER 2-3: High-Speed CR Trimming



Example: When PCLK = 40 MHz (25 ns), frequency division ratio = 1/8, and TIMER1 = 100, Tmax = $(100 \times 25 \text{ ns}) / 8 = 312.5 \text{ ns}$

Note:


The base timer used for trimming is ch.0.
 PCLK in Figure 4-3 is an APB1 bus clock.
 At this time, select the master clock as the main oscillation for PCLK.



Frequency Trimming Procedure Example

Figure 4-4 shows a trimming procedure example of high-speed CR oscillation.


Figure 4-4 Trimming Procedure Example of High-speed CR Oscillation





Xtrm Calculation Procedure Example

Figure 4-5 shows an Xtrm calculation procedure example. Perform frequency trimming in the two stages of coarse adjustment and fine adjustment.






Procedure Example of Using CR Trimming Area Storage Data inside Flash Memory

Figure 4-6 shows a procedure example of reading trimming data stored in the CR trimming area inside the flash memory and setting it in the High-speed CR oscillation Frequency Trimming Register.

Figure 4-6 Procedure Example of Using CR Trimming Area Storage Data



Note:

- For the address of the CR trimming area, see Flash Programming Manual for the product used.



5. High-Speed CR Trimming Function Register List

The following lists and explains registers used for frequency trimming function of the high-speed CR oscillator.

Table 5-1 lists the registers.

Table 5-1 Register List

Abbreviation	Register Name	Reference
MCR_PSR	High-speed CR oscillation Frequency Division Setup Register	5.1
MCR_FTRM	High-speed CR oscillation Frequency Trimming Register	5.2
MCR_TTRM	High-speed CR oscillation Temperature Trimming Register	5.3
MCR_RLR	High-speed CR oscillation Register Write-Protect Register	5.4



5.1 High-speed CR Oscillation Frequency Division Setup Register (MCR_PSR)

The MCR_PSR register sets the frequency division ratio of high-speed CR oscillation. A divided clock can be input in base timer.

Register configuration

bit	7	6	5	4	3	2	1	0
Field		Reserved					CSR	
Attribute		-				R/W		
Initial value			-				001	

Register functions

[bit7:3] Reserved: Reserved bits

"0b00000" is read from these bits.

Set these bits to "0b00000" when writing.

[bit2:0] CSR: High-speed CR oscillation frequency division ratio setting bits


<u> </u>			
bit2	bit1	bit0	Description
0	0	0	1/4
0	0	1	1/8 [Initial value]
0	1	0	1/16
0	1	1	1/32
1	0	0	1/64
1	0	1	1/128
1	1	0	1/256
1	1	1	1/512



5.2 High-speed CR Oscillation Frequency Trimming Register (MCR_FTRM)

The MCR_FTRM register sets the frequency trimming value.

Register configuration



Register functions

[bit31:10] Reserved : Reserved bits

"0" is always read from these bits.

These bits have no effect when written.

[bit9:0] TRD[9:0] : Frequency trimming setup bits

bit9:5	Description
	These bits make coarse adjustment to the high-speed CR oscillator frequency.
\A/I	For values to be set, see trimming data acquisition in the operation explanation of the
When write	frequency trimming function.
	These bits fluctuate in frequency steps of approximately2.3% each time ±1 setting is made.
\\ \/\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	A specified value is read.
When read	As an initial value, "0b01111" is read.

bit4:0	Description
	These bits make fine adjustment to the high-speed CR oscillator frequency.
When write	For values to be set, see trimming data acquisition in the operation explanation of the
Wrien write	frequency trimming function.
	These bits fluctuate in frequency steps of approximately 0.14% each time ±1 setting is made.
When read	A specified value is read.
vvnen read	As an initial value, "0b01111" is read.

Notes:


- This register is not initialized by software reset.
- For values to be set to the TRD bits, see trimming data acquisition in the operation explanation of the frequency trimming function.



5.3 High-speed CR Oscillation Temperature Trimming Setup Register (MCR_TTRM)

The MCR_TTRM register sets the temperature trimming value.

Register Configuration



Register functions

[bit31:5] Reserved : Reserved bits

"0" is always read from these bits.

These bits have no effect when written.

[bit4:0] TRT[4:0]: Temperature trimming setup bits

bit4:0	Description		
	These bits make adjustment to the high-speed CR oscillator frequency.		
\\/han \\\rite	Write the value read from Temperature Trimming bit storage area in Flash Memory.		
When write	For Temperature Trimming bit storage area, see "FLASH PROGRAMING MANULA" of the		
	product used.		
\\/\bankara	A specified value is read.		
When read	As an initial value, 0b10000 is read.		

Notes:

- This register is not initialized by software reset.
- Before obtaining the frequency trimming data, be sure to set this register.



5.4 High-Speed CR Oscillation Register Write-Protect Register (MCR_RLR)

The MCR_RLR register controls the write-protect state of the frequency trimming register (MCR_FTRM)/high-speed CR oscillation temperature trimming register (MCR_TTRM).

Register configuration

bit	31		16
Field		TRMLCK[31:16]	
Attribute		R/W	
Initial value		0x0000	
bit	15		0
Field		TRMLCK[15:0]	
Attribute		R/W	
Initial value		0x0001	

Register functions

[bit31:0] TRMLCK[31:0] : Register write-protect bits

bit31:0	31:0 Description				
	When 0x00000000 is read, the MCR_FTRM/MCR_TTRM register is currently				
When read	unlocked.				
	When 0x00000001 is read, the MCR_FTRM/MCR_TTRM register is currently locked.				
Writing a value other	Locks the MCR_FTRM/MCR_TTRM register				
than 0x1ACCE554	Locks the MCR_FTRM/MCR_TTRM register				
Writing 0x1ACCE554	Unlocks the MCR_FTRM/MCR_TTRM register				

Note:

This register is not initialized by software reset.



6. High-Speed CR Trimming Function Usage Precautions

This section explains the precautions for using the high-speed CR trimming function.

■ Low-speed CR oscillator

This trimming function is only enabled for the high-speed CR oscillator. It cannot apply to the low-speed CR oscillator.

■ Data stored in the CR trimming area

The CR trimming" area stores the factory preset frequency trimming data. For the address of the "CR trimming" area, see Flash Programming Manual for the product used.

When Data in flash memory is erased, the data in "CR trimming" area is also erase at the same time. To use the data in the CR trimming area, save the data in the CR trimming area to other area such as RAM before erasing the data in flash memory.

Otherwise, erase the sectors other than those in CR trimming area.

- For accuracy of oscillation frequency of High-speed CR oscillator
 Without setting High-speed CR oscillation temperature trimming register (MCR_TTRM) and High-speed
 CR oscillation frequency trimming register (MCR_FTRM), the accuracy of the High-speed CR oscillator
 described in Data Sheet cannot be guaranteed. So, be sure to set the above registers before use.
- How to use base timer

 For information about how to use base timer, see Chapters Base Timer in Timer Part and I/O Port.
- FCS (Anomalous Frequency Detection)

 For FCS function (anomalous frequency detection), see Chapter "Clock supervisor". Do not perform CR trimming after the FCS function is enabled.

CHAPTER 2-3: High-Speed CR Trimming



CHAPTER 2-4: Low-Speed CR Prescaler



This chapter shows the functions and operation of low-speed CR Prescaler.

- 1. Low-speed CR Prescaler Overview
- 2. Low-speed CR Prescaler Configuration
- 3. Low-speed CR Prescaler Operation and Setup Procedure Example
- 4. Low-speed CR Prescaler Register



1. Low-speed CR Prescaler Overview

This section shows the overview of low-speed CR prescaler.

Low-speed CR Prescaler

By setting the low-speed CR prescaler load register(LCR_PRSLD), the low-speed CR prescaler divides low-speed CR and generates low-speed CR clock(CLKLC).

This macro can correct the accuracy of low-speed CR. For the correcting method, see the example of correcting low-speed CR.




2. Low-speed CR Prescaler Configuration

This section shows the block diagram of low-speed CR prescaler.

Block Diagram of Low-speed CR Prescaler

For the block diagram of low-speed CR prescaler, see Figure 2-1.

Figure 2-1 Block Diagram of Low-speed CR Prescaler



- Low-speed CR Prescaler Load Register (LCR_PRSLD)
 Sets the division ratio (reload value) of Low-speed CR Prescaler.
- Low-speed CR Reload Counter

 This is the down counter which generates the Low-speed CR Division Clock (CLKLC).



3. Low-speed CR Prescaler Operation and Setup Procedure Example

This section explains the operation of Low-speed CR Prescaler. This section also shows the example of setup procedures.

Setup Procedures of Low-speed CR Prescaler

The Low-speed CR is asynchronous with the peripheral clock (PCLK).

For writing to the Low-speed CR Prescaler Reload Register, the peripheral clock is used. Therefore, if the setting change of the Low-speed CR Prescaler Load Register and the reload of the reload counter occur simultaneously, a value reloaded to the reload counter is not guaranteed.

So, execute the rewriting of the Low-speed CR Prescaler Reload Register conforming to the following procedures.

■ For Switching the division clock

The initial value of the Low-speed CR Prescaler Reload Register(LCR-PRSLD) is 0.

Thus, for changing the value from the initial value, these procedures are unnecessary.

- 1. Set "0" to the Low-speed CR Prescaler Reload Register (LCR_PRSLD).
- 2. Wait until the value of the Low-speed CR Prescaler Reload Register (LCR_PRSLD) is reloaded to the reload counter.
- 3. The wait time is obtained by calculating the following formula: Low-speed CR cycle (50 kHz: 20 μ s) \times the set value before changed to 0 in Item 1.
- 4. Write new setup value to the Low-speed CR Prescaler Reload Register (LCR PRSLD).

For wait time at setup change, see Table 3-1.

Table 3-1 Setup Wait Time

Reload Value before Setup	Setup Value	Wait Time		
0	0	Not exists.		
1	0	20 μs (20 μs × 1)		
2	0	40 μs (20 μs × 2)		
3	0	60 μs (20 μs × 3)		
:	:	:		
60	0	1200 μs (20 μs × 60)		
61	0	1220 µs (20 µs × 61)		
62	0	1240 µs (20 µs × 62)		
63	0	1260 μs (20 μs × 63)		

Notes:


- The division clock cannot be stopped.
- The setting of the Low-speed CR Prescaler Reload Register (LCR_PRSLD) is executed at the underflow of the Low-speed CR Reload Counter.



Operation of Low-speed CR Prescaler

For the operation of the Low-speed CR Prescaler, see Figure 3-1.

Figure 3-1 Low-speed CR Prescaler Operation




- (1) Sets the Low-speed CR Prescaler Load Register (LCR_PRSLD) in synchronization with the peripheral clock (PCLK)
- (2) Retrieves the value of the Low-speed CR Prescaler Load Register (LCR_PRSLD) at the moment the Low-speed CR Reload Counter indicates 0.
- (3) Outputs the Low-speed CR (CLKLC) at the moment when the Low-speed CR Reload Counter underflow occurs.



Low-speed CR Correction Example

For the correction example of the Low-speed C, see Figure 3-2.

Figure 3-2 Low-speed CR Correction Example



^{*1:} Above is the example by using dual timer. It is possible to measure by using Base timer or MFT.



4. Low-speed CR Prescaler Register

This section shows the list of the Low-speed CR Prescaler Register.

Low-speed CR Prescaler Register

Table 4-1 List of Low-speed CR Prescaler Register

Abbreviation	Register Name	Reference
LCR_PRSLD	Low-speed CR Prescaler Control Register	4.1



4.1 Low-speed CR Prescaler Control Register (LCR_PRSLD)

The Low-speed CR Prescaler Control Register is used to set the division ratio of low-speed CR.

bit	7	6	5	4	3	2	1	0
Field	Reserved		LCR_PRSLD[5:0]					
Attribute	-	- R/W						_
Initial Value	000000							

[bit7:6] Reserved: Reserved bits

Always 0 is read.

They have no effect in write mode.

[bit5:0] LCR_PRSLD: Low-speed CR Prescaler Load

At writing, sets the division ratio of the Low-speed CR Prescaler (the reload value of a reload counter) . At reading, the set value is read.

Note:

This register is not initialized with software reset.

CHAPTER 3: Clock Supervisor



This chapter explains the clock supervisor functions.

- 1. Overview
- 2. Configurations and Block Diagrams
- 3. Explanation of Operations
- 4. Setup Procedure Examples
- 5. Operation Examples
- 6. Registers
- 7. Usage Precautions



1. Overview

This section provides an overview of the clock supervisor functions.

The clock supervisor includes the following two types of functions.

- Clock failure detection (CSV: Clock failure detection by clock Supervisor)

 The clock failure detection monitors the main and sub clocks. If a rising edge of the monitored clock is not detected within the specified period, this function determines that the oscillator has failed, and outputs a system reset request.
- Anomalous frequency detection (FCS: anomalous Frequency detection by Clock Supervisor)

 The anomalous frequency detection monitors frequency of the main clock. Within the specified period between an edge and the next edge of the divided clock of high-speed CR, this function counts up the internal counter value using the main clock. If the count value reaches out of the set window range, the function determines that the main clock frequency is anomalous, and outputs an interrupt request to the CPU or a system reset request.




2. Configurations and Block Diagrams

This section explains the block diagram of the clock supervisor functions.

Clock Failure Detection

Figure 2-1 shows the block diagram of the clock failure detection.

Figure 2-1 Clock Failure Detection Block Diagram



The clock failure detection consists of the following three types of blocks.

- Control circuit/register
 - This block includes a circuit controlling the clock failure detection,
 - Also includes setup registers enabling/disabling the clock failure detection.
- Main clock counter

A counter that monitors the main clock with the high-speed CR clock.

■ Sub clock counter


A counter that monitors the sub clock with the low-speed CR clock.



Anomalous Frequency Detection

Figure 2-2 shows the block diagram of the anomalous frequency detection.

Figure 2-2 Anomalous Frequency Detection Block Diagram



The anomalous frequency detection consists of the following three types of blocks.

- Control circuit/register and window registers
 - This block includes a circuit controlling the anomalous frequency detection.
 - Also includes setup registers enabling/disabling the anomalous frequency detection.
 - Also includes window registers defining the frequency range for measurements.
- Frequency counter

A counter based on the main clock.

- Divider/edge detection
 - This block divides the high-speed CR.
 - Also detects rising edges of the divided clock of high-speed CR.



3. Explanation of Operations

This section explains the operations of the clock supervisor functions.

Clock Failure Detection Function

The clock failure detection function monitors the main and sub clocks. If a rising edge of the monitored clock is not detected within the specified period, this function determines that the oscillator has failed, and outputs a system reset request.

- This reset request is referred to as the CSV reset request.
- CSV function monitors each of the main and sub clocks independently.
- It stops monitoring when the main and sub oscillators stop oscillating.
- It stops monitoring while waiting for oscillation stabilization wait time.
- When the oscillation stabilization wait time of main and sub oscillators ends, CSV function is automatically enabled.

Notes:

- Each of the main and sub clock failure detection function can be enabled/disabled independently using the CSV control register (CSV_CTL).
- The main clock is monitored with the high-speed CR clock, and the sub clock is monitored with the low-speed CR clock. When a rising edge is not detected within 32 clocks of high-speed CR for the main clock, or within 32 clocks of low-speed CR for the sub clock, this function determines that the oscillator has failed.

Anomalous Frequency Detection Function

The anomalous frequency detection function monitors the main clock.

Within the specified period between a rising edge and the next rising edge of the divided clock of high-speed CR, this function counts up the internal counter using the main clock. If the count value reaches out of the set window range, the function determines that the main clock frequency is anomalous, and outputs an interrupt request or a system reset request to the CPU.

- This interrupt request is referred to as the FCS interrupt request, and reset request as the FCS reset request.
- The FCS function only monitors frequency of the main clock.
- It stops monitoring when the main oscillator stops oscillating.
- It stops monitoring while waiting for oscillation stabilization wait time.
- The FCS function is started with software, a user program.

Notes:


- If the FCS reset is enabled:
 - An interrupt request occurs the first time a counter value deviates from the set window. If the interrupt request has not been cleared, and the counter value falls out of the specified window, a system reset request is output.
 - If the FCS reset is not enabled, the reset request is masked.
- The counter value, if it goes out of the specified window, is stored in the frequency detection counter register (FCSWD_CTL).



4. Setup Procedure Examples

This section explains examples of setting up the clock supervisor functions.


Example of Clock Failure Detection Function Setup Procedure



- When 32 kHz oscillation clock control linkage bit of VBAT register Sub oscillation control register (WTOSCCNT.SOSCNTL) is changed from 1 to 0, write a register value after the sub clock oscillation stabilization wait completion.
- To operate only VBAT domain with turning off the power on CHIP side, set
 WTOSCCNT.SOSCNTL=0 and then turn off the power on CHIP side. Moreover, after the power on CHIP side is turned off, sub clock supervisor function does not operate.
- For details on VBAT, see Chapter VBAT Domain.



Example of Anomalous Frequency Detection Function Setup Procedure






5. Operation Examples

This section explains examples of clock supervisor operations.

Clock Failure Detection

Figure 5-1 provides an example of clock failure detection operation.

Figure 5-1 Example of Clock Failure Detection Operation




- 1. The main clock stops due to failure.
- 2. The function counts up clocks using the high-speed CR clock.
- 3. If the main clock keeps stopping during 32 clocks of high-speed CR, the function determines that the clock has failed and issues the CSV reset.

Note:

 In case of the sub clock monitoring, the function determines that the sub clock has failed if it keeps stopping during 32 clocks of low-speed CR.

Figure 5-2 provides an example of the clock failure detection operation in stop mode.

Figure 5-2 Example of Clock Failure Detection Operation in Stop Mode




- 1. In stop mode, the main clock and high-speed CR clock stop. Meanwhile, the clock monitoring function also stops.
- 2. Upon the release of stop mode, oscillation of main clock and high-speed CR clock restart, waiting for oscillation stabilization. Meanwhile, the clock monitoring function keeps stopping.
- 3. When the oscillation stabilization wait time ends, the clock monitoring restarts.



Anomalous Frequency Detection

Figure 5-3 provides an example of anomalous frequency detection function operation.

Figure 5-3 Example of Anomalous Frequency Detection Function Operation



- 1. This function detects rising edges of the divided clock of high-speed CR.
- 2. After detecting edges, it counts up clocks using the main clock.
- 3. It keeps counting up until it detects the next rising edge of the divided clock of high-speed CR.
- 4. Let " α " be the count value with the main clock.

Also let A denote the lower window value, and B the upper window value. Compare the count value α with those window values and if expression

 $A \le \alpha \le B$

holds true, then the frequency is considered to be normal.

If the count value α is out of the range, i.e., either

 α <A, or B< α

is true, then the frequency is considered to be anomalous, and an interrupt occurs.

If the interrupt flag has not been cleared after the interrupt and an anomalous frequency is detected again, then the function issues a reset depending on the setting.



Example of Anomalous Frequency Detection Function Window Setting

The anomalous frequency detection counts up between edges of the divided clock of high-speed CR. The measurement interval is also affected by the accuracy of CR. When you configure the window register value, therefore, the CR accuracy must be considered for the value.

For frequency accuracy of the CR oscillator, check the relevant Data Sheet.

■ Calculation method

The count value range of anomalous frequency detection must be added the CR accuracy, then, the window register value is set. The count range expression must be used as follows.

Count value =
$$\frac{1}{\frac{1}{\text{Frequency of divided clock of CR}} \times \left(1 \pm \frac{\text{CR accuracy}}{100}\right)} \times \frac{1}{\text{main clock}}$$

The count value by main clock of frequency L [Hz] can be calculated using the divide-by-Y CR oscillator clock of ±Z% accuracy with frequency K [Hz].

Count value A (positive CR frequency accuracy) = $1/[(K/Y) \times (1 + Z/100)] \times L$

Count value B (negative CR frequency accuracy) = $1/[(K/Y) \times (1 - Z/100)] \times L$

Those expressions lead the count value within the range A to B added internal CR accuracy.

Set the value smaller than count value A for the lower limit of the window, and larger than count value B for the upper limit.

The window setting is determined by the value allowed for frequency fluctuation of main oscillation defined by the user.

■ Example calculation

The count value by main clock of frequency 4 MHz is calculated using the divide-by-1024 CR oscillator clock of $\pm 5\%$ accuracy with frequency 4 MHz.

Count value A (positive CR frequency accuracy)

Count value B (negative CR frequency accuracy)

Those expressions yield the count value within the range 975 to 1078 including the high-speed CR error. If the window setting value is 5%, window setting value is as follows.

Window lower limit = $975 \times 0.95(-5\%)$ = $926.25 \approx 3.43$ MHz Window upper limit = $1078 \times 1.05(+5\%)$ = $1131.9 \approx 4.64$ MHz



Thus, you can recognize that a main clock frequency out of the 3.4 MHz to 4.6 MHz range is anomalous. Table 5-1 provides an example of the window settings.

Table 5-1 Example of Window Settings

Divided Clock of High-speed CR	Main Clock	High-speed CR Error	Count Value including High-speed CR Error	Lower Limit of Window Set Value	Upper Limit of Window Set Value
Divide-by-1024 clocks of	4 MHz	±5%	975 (≈ 3.61 MHz) - 1078	926	1131
CR:4 MHz	4 1011 12	±5%	(≈ 4.42 MHz)	(≈ 3.43 MHz)	(≈ 4.64 MHz)



6. Registers

This section explains the register list of the clock supervisor functions.

Register List

Table 6-1 shows the register list.

Table 6-1 Register List

Abbreviation	Register name Referen			
CSV_CTL	CSV control register	6.1		
CSV_STR	CSV status register	6.2		
FCSWH_CTL	Frequency detection window setting register (Upper)	6.3		
FCSWL_CTL	Frequency detection window setting register (Lower)	6.4		
FCSWD_CTL	Frequency detection counter register	6.5		



6.1 CSV control register (CSV_CTL)

The CSV_CTL register configures the control of CSV function.

Register configuration

bit	15	14	13	12	11	10	9	8
Field	Reserved		FCD		Rese	erved	FCSRE	FCSDE
Attribute	-		R/W			-	R/W	R/W
Initial value	-		111			=	0	0
bit	7	6	5	4	3	2	1	0
Field			Rese	erved			SCSVE	MCSVE
Attribute			-	-			R/W	R/W
Initial value			-	-			1	1

Register functions

[bit15] Reserved: Reserved bit

"0" is read from this bit.

Set this bit to "0" when writing.

[bit14:12] FCD: FCS count cycle setting bits

bit14:12	Description
When 000 is written	
When 001 is written	
When 010 is written	Setting is prohibited
When 011 is written	
When 100 is written	
When 101 is written	1/256 frequency of high-speed CR oscillation
When 110 is written	1/512 frequency of high-speed CR oscillation
When 111 is written	1/1024 frequency of high-speed CR oscillation [Initial value]
When read	The register value is read.

[bit11:10] Reserved: Reserved bits

"0b00" is read from these bits.

Set these bits to "0b00" when writing.

[bit9] FCSRE: FCS reset output enable bit

bit	Description
When 0 is written	The FCS reset is disabled [Initial value]
When 1 is written	The FCS reset is enabled
When read	The register value is read.

[bit8] FCSDE: FCS function enable bit

bit	Description
When 0 is written	The FCS function is disabled [Initial value]
When 1 is written	The FCS function is enabled.
When read	The register value is read.



[bit7:2] Reserved: Reserved bits

"0b000000" is read from these bits.

Set these bits to "0b000000" when writing.

[bit1] SCSVE: Sub CSV function enable bit

bit	Description
When 0 is written	The sub CSV function is disabled
When 1 is written	The sub CSV function is enabled. [Initial value]
When read	The register value is read.

[bit0] MCSVE: Main CSV function enable bit

bit	Description
When 0 is written	The main CSV function is disabled
When 1 is written	The main CSV function is enabled. [Initial value]
When read	The register value is read.

Note:

This register is not initialized by software reset.

To enable sub clock supervisor function, set sub clock oscillation enable setting of system clock mode control register (SCM_CTL.SOSCE) to "1" and wait until the sub clock oscillation stabilization bit of system clock mode control register (SCM_STR.SORDY) becomes "1" by stabilized.

The sub clock supervisor function does not operate only by enabling sub clock oscillation of VBAT RTC (WTOSCCNT.SOSCEX=0).

The following setting combination is prohibited:

- 32 kHz oscillation clock control linkage bit of VBAT RTC sub clock oscillation control register (WTOSCCNT.SOSCNTL) is "0".
- 32 kHz oscillation enable bit of VBAT RTC sub clock oscillation control register (WTOSCCNT.SOSCEX) is "1".
- Sub clock oscillation enable setting bit of system clock mode control register (SCM_CTL.SOSCE) is "1".
- Sub CSV function enable bit of CSV control register (CSV_CTL.SCSVE) = "1".

For details on VBAT RTC, see "VBAT Domain".



6.2 CSV status register (CSV_STR)

The CSV_STR register indicates the status of CSV function.

Register configuration

bit	7	6	5	4	3	2	1	0
Field			Rese	erved			SCMF	MCMF
Attribute		-					R	R
Initial value			-	-			0	0

Register functions

[bit7:2] Reserved: Reserved bits

"0b000000" is read from these bits.

Set these bits to "0b000000" when writing.

[bit1] SCMF: Sub clock failure detection flag

bit	Description
When written	No effect
When 0 is read	No sub clock failure has been detected. [Initial value]
When 1 is read	A sub clock failure has been detected.

[bit0] MCMF: Main clock failure detection flag

bit	Description
When written	No effect
When 0 is read	No main clock failure has been detected. [Initial value]
When 1 is read	A main clock failure has been detected.

Note:

- This register is cleared when being read.



6.3 Frequency detection window setting register (Upper) (FCSWH_CTL)

The FCSWH_CTL register configures the frequency detection window setting register (Upper).

Register configuration



Register functions

[bit15:0] FWH: Frequency detection window setting bits (Upper)

bit15:0	Description
When written	Any value can be written to these bits.
When read	The register value is read.


- Set a value larger than the value set in FCSWL_CTL (Frequency detection window setting register (Lower)).
- This register is not initialized by software reset.



6.4 Frequency detection window setting register (Lower) (FCSWL_CTL)

The FCSWL_CTL register configures the frequency detection window setting register (Lower).

Register configuration



Register functions

[bit15:0] FWL: Frequency detection window setting bits (Lower)

bit15:0	Description
When written	Any value can be written to these bits.
When read	The register value is read.

- Set a value smaller than the value set in FCSWH_CTL (Frequency detection window setting register (Upper)).
- This register is not initialized by software reset.



6.5 Frequency detection counter register (FCSWD_CTL)

The FCSWD_CTL register indicates the counter value of frequency detection using the main clock.

Register configuration

bit	15		0
Field		FWD	
Attribute		R	
Initial value		0x0000	

Register functions

[bit15:0] FWD: Frequency detection count data

bit15:0	Description
When written	No effect on operation
When read	The count value is read.

- This register retains the count value when detecting an error.
- This register is not initialized by software reset.



7. Usage Precautions

- This section explains the precautions for using the clock supervisor functions.

 For details on enabling and clearing the frequency detection interrupt sources, see Chapter "Clock".
- For details on clock failure detection and anomalous frequency detection reset sources, see Chapter "Resets".
- Operation after the occurrence of a reset

 After the occurrence of a reset triggered by clock failure detection, clock mode returns to high-speed CR.

 Do not select the faulty clock again.
- The high-speed CR clock for use of the frequency detection

 The frequency failure detection is affected by the frequency accuracy of high-speed CR itself.

 When you configure frequency window, therefore, the accuracy of high-speed CR must be considered for the window value. Do not trim the high-speed CR clock after the anomalous frequency detection has been enabled.
- The order of the anomalous frequency detection settings before using Before enabling FCS (FCSDE=1), specify the count cycle (FCD), reset enable (FCSRE), and frequency window (FWH/FWL) settings.

If you want to change any of FCD/FCSRE/FWH/FWL after FCS has been enabled, stop the FCS function before changing the setting. Do not change the setting while FCS is enabled.

■ The enable settings of the anomalous frequency detection before using

Depending on the setting of the FCSRE bit in the CSV control register (CSV_CTL), operation during anomalous frequency detection varies. Table 7-1 shows the setting list.

Table 7-1 List of the FCS Function and FCSRE bit Settings

	FCSRE=0	FCSRE=1
FCSDE=0	Stops FCS function	Stops FCS function
FCSDE=1	Enables FCS function Generates an interrupt upon error detection	Enables FCS function
		An interrupt occurs upon the first error detection
		A reset occurs upon the second error detection

■ Interrupt settings for the frequency detection and main timer mode

The internal bus clock stops while the clock mode is in main timer mode. In this mode, an interrupt does not occur even if an error is detected while FCSRE is set to "0".

In main timer mode, therefore, do not set FCSRE bit to "0". If FCSRE bit is set to "1", a reset occurs upon the second error detection.

■ The settings for CSV OFF and external reset.

When CSV function is set to OFF, the CSV reset is not generated if the clock failure occurs.

The external reset (INITX) is not also accepted if the clock failure occurs. So, it is recommended not to turn OFF the CSV function, if you do not have special reason.

CHAPTER 3: Clock Supervisor



CHAPTER 4: Resets



This chapter explains the function and operation of the resets.

- 1. Overview
- 2. Configuration
- 3. Explanation of Operations
- 4. Register



1. Overview

This family has the following reset factors and issues a reset to initialize a device upon accepting a reset factor.

- Power-on reset
- INITX pin input
- External power supply/low-voltage detection reset
- Software watchdog reset
- Hardware watchdog reset
- Clock failure detection reset
- Anomalous frequency detection reset
- Software reset
- TRSTX pin input
- Deep standby transition reset

VBAT domain cannot be initialized with reset factors in this section.

For the reset of VBAT domain, see Chapter "VBAT Domain".




2. Configuration

This section explains configuration of reset circuit.

Block Diagram of Resets

Figure 2-1 Block Diagram of Resets



PONR : Power-on reset
INITX : INITX pin input reset
LVDH : Low-voltage detection reset
TRSTX : TRSTX pin input reset

HRESET : AHB bus reset (a bus reset issued by all reset factors)

PRESET0, 1, 2 : APB0, APB1, APB2 bus resets (bus resets issued by all reset factors)

SW-WDG reset : Software watchdog reset
HW-WDG reset : Hardware watchdog reset
CSV reset : Clock failure detection reset

FCS reset : Anomalous frequency detection reset
PORESETn : Power-on reset that is input to Cortex-M4F
SYSRESETn : System reset that is input to Cortex-M4F

SYSRESETREQ bit" signal of Cortex-M4F internal reset control register

nTRST : SWJ-DP reset

DSTR : Deep standby transition reset



3. Explanation of Operations

This section explains the operations of the resets of this family.

- 3.1. Reset Factors
- 3.2. Resetting Inside the Device
- 3.3. Reset Sequence
- 3.4. Operations after Resets are Cleared



3.1 Reset Factors

This section explains reset factors.

Power-On Reset (PONR)

A reset that is generated at power-up.

Generated by	This signal is generated by detecting a rising edge of the power supply.
Cleared by	This signal is automatically cleared after issuing a reset.
Initialization target	Initializes all register settings and hardware.
Flag	bit0 (PONR) of reset factor register (RST_STR) = 1

INITX Pin Input Reset (INITX)

A reset that is externally input from a device.

Generated by	This signal is generated by inputting a low level to INITX pin.
Cleared by	This signal is cleared by inputting a high level to INITX pin.
	Initializes all register settings and hardware except the debug circuit, deep standby control block,
	and RTC (some registers).
	Note: The following registers are not initialized.
Initialization	- Reset factor register (RST_STR)
target	- bit15 to bit8 of low-voltage detection voltage setting register (LVD_CTL)
	 Deep standby return factor registers 1 and 2 (WRFSR, WIFSR)
	Deep Standby RAM Retention Register (DSRAMR)
	- Backup registers from 01 to 16 (BUR01 to BUR16)
Flag	bit1 (INITX) of reset factor register (RST_STR) = 1

^{*} The content of the on-chip SRAM is retained if a reset is asynchronously input from the INITX pin.

Low-voltage Detection Reset, External Voltage Monitoring (LVDH)

A reset that is input from a low-voltage detection circuit when a decrease in the external voltage is detected.

Generated by	This signal is generated when an external voltage is lowered than a specified level.
Cleared by	This signal is cleared when an external voltage is more than a specified level.
Initialization	Initializes all register settings and hardware.
target	initializes all register settings and hardware.
Flag	bit0 (PONR) of reset factor register (RST_STR) = 1

Software Watchdog Reset (SWDGR)

A reset that is input from the software watchdog timer.

Generated by	This signal is generated when the software watchdog timer underflows.
Cleared by	This signal is automatically cleared after issuing a reset.
Initialization target	Initializes all register settings and hardware except the debug circuit, hardware watchdog timer (including control registers), deep standby control block, and RTC (some registers). Note: The following registers are not initialized. Reset factor register (RST_STR) bit15 to bit8 of low-voltage detection voltage setting register (LVD_CTL) Deep standby return factor registers 1 and 2 (WRFSR, WIFSR) Deep Standby RAM Retention Register (DSRAMR) Backup registers from 01 to 16 (BUR01 to BUR16)
Flag	bit4 (SWDT) of reset factor register (RST_STR)= 1



Hardware Watchdog Reset (HWDGR)

A reset that is input from the hardware watchdog timer.

Generated by	This signal is generated when the hardware watchdog timer underflows.
Cleared by	This signal is automatically cleared after issuing a reset.
	Initializes all register settings and hardware except the debug circuit, deep standby control block,
	and RTC (some registers).
	Note: The following registers are not initialized.
Initialization	- Reset factor register (RST_STR)
target	bit15 to bit8 of low-voltage detection voltage setting register (LVD_CTL)
	Deep standby return factor registers 1 and 2 (WRFSR, WIFSR)
	Deep Standby RAM Retention Register (DSRAMR)
	- Backup registers from 01 to 16 (BUR01 to BUR16)
Flag	bit5 (HWDT) of reset factor register (RST_STR) = 1

Clock Failure Detection Reset (CSVR)

A reset that is input when the main or sub crystal oscillator being monitored fails.

Generated by	This signal is generated when a clock failure is detected in the main or sub crystal oscillator.	
Cleared by	This signal is automatically cleared after issuing a reset.	
	Initializes all register settings and hardware except the debug circuit , clock failure detection	
	circuit (some registers), deep standby control block, and RTC (some registers).	
	Note: The following registers are not initialized.	
Initialization	- Reset factor register (RST_STR)	
target	bit15 to bit8 of low-voltage detection voltage setting register (LVD_CTL)	
	Deep standby return factor registers 1 and 2 (WRFSR, WIFSR)	
	- Deep Standby RAM Retention Register (DSRAMR)	
	- Backup registers from 01 to 16 (BUR01 to BUR16)	
	bit6 (CSVR) of reset factor register (RST_STR) = 1	
Flag	bit1 (SCMF) or bit0 (MCMF) of CSV status register (CSV_STR) = 1	
	Note: For details on the CSV_STR, see Chapter "Clock supervisor".	

Anomalous Frequency Detection Reset (FCSR)

A reset that is input when an anomalous frequency is detected in the main crystal oscillator.

Generated by	This signal is generated when the frequency of the main crystal oscillator is outside of any given	
	setting.	
Cleared by	This signal is automatically cleared after issuing a reset.	
	Initializes all register settings and hardware except the debug circuit, anomalous frequency	
	detection (some registers), deep standby control block, and RTC (some registers).	
	Note: The following registers are not initialized.	
Initialization	- Reset factor register (RST_STR)	
target	bit15 to bit8 of low-voltage detection voltage setting register (LVD_CTL)	
	Deep standby return factor registers 1 and 2 (WRFSR, WIFSR)	
	- Deep Standby RAM Retention Register (DSRAMR)	
	- Backup registers from 01 to 16 (BUR01 to BUR16)	
Flag	bit7 (FCSR) of reset factor register (RST_STR) = 1	



Software Reset (SRST)

A reset that is generated when an access to the reset control register occurs.

Generated by	This signal is generated by a write to the Cortex-M4 internal reset control register (SYSRESETREQ bit).
Cleared by	This signal is automatically cleared after issuing a reset.
	Initializes all register settings and hardware except the following:
	Functions and registers that are not initialized by a software reset
	- Debug circuit
	- Deep standby control block
	- Some registers of RTC
	Some registers related to clock control (Peripheral clock stop register can be initialized.)
	Part of registers that control software and hardware watchdog timers
Initialization	Part of registers in the clock failure detection circuit
target	Part of registers that detect an anomalous frequency
	- Part of registers for CR trimming
	- Reset factor register (RST_STR)
	bit15 to bit8 of low-voltage detection voltage setting register (LVD_CTL)
	RTC mode control register (PMD_CTL)
	Deep standby return factor registers 1 and 2 (WRFSR, WIFSR)
	- Deep Standby RAM Retention Register (DSRAMR)
	- Backup registers from 01 to 16 (BUR01 to BUR16)
Flag	bit8 (SRST) of reset factor register (RST_STR) = 1

Deep standby transition reset (DSTR)

This reset occurs when transiting to deep standby mode.

Generated by	This signal is generated by transiting to deep standby mode			
Cleared by	This signal is cleared by returning from deep standby mode			
Giodiod by	Initializes all register settings and hardware except the following:			
	Functions and registers that are not initialized by a deep standby transition reset.			
	- Deep standby control block			
	- Some registers of RTC			
	- Some registers of GPIO			
Initialization	Low-voltage detection circuit register			
target	RTC mode control register (PMD_CTL)			
	Deep standby return factor registers 1 and 2 (WRFSR, WIFSR)			
	Deep standby return enable register (WIER)			
	WKUP pin input level register (WILVR)			
	Deep Standby RAM Retention Register (DSRAMR)			
	- Backup registers from 01 to 16 (BUR01 to BUR16)			
Flog	The bit of either deep standby return factor register 1 or 2 (WRFSR, WIFSR) is "1".			
Flag	Note: The bit that becomes "1" differs by return factors.			

- For Cortex-M4 internal reset control register (SYSRESETREQ) that controls the software reset, see "Cortex-M4 Devices Generic User Guide".
- The reset factor register that can determine the occurrence of each reset factor is initialized only by power-on reset.



3.2 Resetting Inside the Device

This section explains the internal reset signals of this device.

Resets that are internally connected to the device are divided into resets that are input to the Cortex-M4 core and resets that are input to peripheral circuits.

- 3.2.1. Resets to Cortex-M4
- 3.2.2. Resets to Peripheral Circuit



3.2.1 Resets to Cortex-M4

The device has three reset inputs to the Cortex-M4: PORESETn, SYSRESETn, and nTRST. The following provides reset factors for these three reset inputs.

Power-on Reset PORESETn

٠.	01101 011 110001					
		-	Power-on reset (PONR)			
	Reset factors	-	Low-voltage detection reset (LVDH)			
		-	Deep standby transition reset (DSTR)			

System Reset SYSRESETn

- 1	ystem Reset 6 i oreset in		
	- F	Power-on reset (PONR)	
	- L	_ow-voltage detection reset (LVDH)	
	- I	NITX pin input (INITX)	
	- 8	Software watchdog reset (SWDGR)	
Reset factors	- H	Hardware watchdog reset (HWDGR)	
	- (Clock Failure Detection reset (CSVR)	
	- A	Anomalous frequency detection reset (FCSR)	
	- 8	Software reset (SRST)	
	- [Deep standby transition reset (DSTR)	

SWJ-DP Reset nTRST

	- Power-on reset (PONR)
Poset factors	Low-voltage detection reset (LVDH)
Reset factors	- TRSTX pin input (TRSTX)
	Deep standby transition reset (DSTR)



3.2.2 Resets to Peripheral Circuit

The bus resets (HRESET, PRESET0, PRESET1, and PRESET2) that are input to the peripheral circuit are basically generated by all reset factors. Resetting of PRESET1 and PRESET2 can be controlled by register settings.

The following provides reset factors for the bus resets.

Resets to Peripheral Circuit

■ HRESET and PRESET0

	-	Power-on reset (PONR)
	-	Low-voltage detection reset (LVDH)
	-	INITX pin input (INITX)
	-	Software watchdog reset (SWDGR)
Reset factors	-	Hardware watchdog reset (HWDGR)
	-	Clock Failure Detection reset (CSVR)
	-	Anomalous frequency detection reset (FCSR)
	-	Software reset (SRST)
	_	Deep standby transition reset (DSTR)

■ PRESET1 and PRESET2

	-	Power-on reset (PONR)	
	-	Low-voltage detection reset (LVDH)	
	-	INITX pin input (INITX)	
	-	Software watchdog reset (SWDGR)	
Decet feeten	-	Hardware watchdog reset (HWDGR)	
Reset factors	-	Clock Failure Detection reset (CSVR)	
	-	Anomalous frequency detection reset (FCSR)	
	-	Software reset (SRST)	
	-	APB bus resets (APBC1_PSR and APBC2_PSR)	
	-	Deep standby transition reset (DSTR)	

- The peripheral circuit is essentially initialized with all reset factors. Depending on the specifications of the peripheral circuit, there are registers that are initialized only with specific causes. For the initialization conditions for registers, see the initialization conditions for the registers described in the relevant chapter.
- For details on APB bus resets (APBC1_PSR and APBC2_PSR), see Chapter "Clock".



3.3 Reset Sequence


This family initiates the program and hardware operations starting with the initial state when a reset factor is cleared.

This family of operations starting with the reset and ending with the initiation of the operations is called a reset sequence.

The following explains a reset sequence.

State Transition Diagram for Resets

The following diagram shows a transition of reset states. The detailed operations are given in the following sections "3.4 Operations after Resets are Cleared".





1. Capturing reset factors

Reset factors are captured and retained until a reset is issued to the device.

2. Issuing resets

When a reset is ready to be issued, a device internal reset is issued.

3. Clearing resets

When a reset factor is cleared, a device internal reset is extended for the amount of time required to clear the reset (for example, a wait time required until oscillation of a high-speed CR has become stable). When the extended period of time has expired, the reset is cleared.

4. Determining operation mode

The operation mode defined by MD0 and MD1 is determined as PONR, LVDH or INITX is cleared and notified to each piece of the hardware. Any other reset factors do not cause the operation mode to change.

5. Reset vector fetch


After a device internal reset is cleared, the CPU starts fetching a reset vector. The CPU fetches the obtained reset vector into the program counter and starts programmed operations.



3.4 Operations after Resets are Cleared


PONR, LVDH, INITX, HWDGR, SWDGR, CSVR, FCSR, DSTR

Figure 3-1 provides an example of the operation waveform after a cause of INITX pin input reset has been cleared.



SRST

Figure 3-2 shows an operation waveform after a software reset has been cleared.





4. Register

This section explains the configuration and functions of the register.

Register List

Abbreviation	Register Name	Reference
RST_STR	Reset factor register	4.1



4.1 Reset Factor Register (RST_STR: ReSeT STatus Register)

The Reset Factor Register (RST_STR) shows the factors of resets that have just occurred. All bits of the RST_STR are initialized by a power-on reset, a low-voltage detection reset or a deep standby reset. It is not initialized by any other reset. All bits of the RST_STR are cleared to "0" by reading this register. After initializing, until it has been read, this register stores all reset factors that have been generated.

bit	15	14	13	12	11	10	9	8
Field				Reserved				SRST
Attribute				=				R
Initial value				-				0
bit	7	6	5	4	3	2	1	0
Field	FCSR	CSVR	HWDT	SWDT	Rese	rved	INITX	PONR
Attribute	R	R	R	R	-		R	R
Initial value	0	0	0	0	-		0	1

Note: The initial value is the value upon power-on.

[bit15:9] Reserved: Reserved bits

The read value is undefined.

These bits have no effect when written.

[bit8] SRST: Software reset flag

Indicates a reset that is generated by writing "1" to Cortex-M4 internal reset control register (SYSRESETREQ bit).

When a software reset is generated, SRST is enabled (SRST = 1).

bit	Description
0	A software reset has not been issued.
1	A software reset has been issued.

[bit7] FCSR: Flag for anomalous frequency detection reset

Indicates a reset when an anomalous frequency is detected in the main oscillation.

When the frequency of the main oscillation is outside of a given setting, a reset is issued and FCSR is enabled (FCSR = 1).

bit	Description
0	An anomalous frequency detection reset has not been issued.
1	An anomalous frequency detection reset has been issued.

[bit6] CSVR: Clock failure detection reset flag

Indicates a reset when a failure is detected in the main or sub oscillation.

If a stop is detected, a reset is issued and CSVR is enabled (CSVR = 1).

bit	Description
0	A clock failure detection reset has not been issued.
1	A clock failure detection reset has been issued.

Note: Please refer to Chapter "Clock supervisor" for the method of judging whether the main oscillation or the sub oscillation broke down.

[bit5] HWDT: Hardware watchdog reset flag



Indicates a reset from the hardware watchdog timer.

If the timer underflows, a reset is issued and HWDT is enabled (HWDT = 1).

bit	Description
0	A hardware watchdog reset has not been issued.
1	A hardware watchdog reset has been issued.

[bit4] SWDT: Software watchdog reset flag

Indicates a reset from the software watchdog timer.

If the timer overflows, a reset is issued and SWDT is enabled (SWDT = 1).

bit	Description
0	A software watchdog reset has not been issued.
1	A software watchdog reset has been issued.

[bit3:2] Reserved: Reserved bits

The read value is undefined.

These bits have no effect when written.

[bit1] INITX: INITX pin input reset flag

Indicates a reset that is externally input.

If a reset is externally input, INITX is enabled (INITX = 1).

bit	Description
0	An INITX pin input reset has not been issued.
1	An INITX pin input reset has been issued.

[bit0] PONR: Power-on reset/low-voltage detection reset flag

Indicates a reset at power-on and when a low-voltage is detected.

If a rising edge of power supply or a low-voltage is detected, a reset is issued and PONR is enabled (PONR = 1).

bit	Description
0	A power-on reset or low-voltage detection reset has not been issued.
1	A power-on reset or low-voltage detection reset has been issued.

Note:

Determine whether it is a return from deep standby mode or not by deep standby return factor registers 1 and 2 (WRFSR and WIFSR).
 For details, see "8.5 Deep standby return factor register 1(WRFSR)" and "8.6 Deep standby return factor register 2(WIFSR)" in Chapter "Low Power Consumption Mode".

CHAPTER 5: Low-voltage Detection



This chapter explains the functions and operations of the Low-voltage Detection Circuit.

- 1. Overview
- 2. Configuration
- 3. Explanation of Operations
- 4. Setup Procedure Examples
- 5. Registers



1. Overview

The Low-voltage Detection Circuit monitors the power supply voltage, and generates reset and interrupt signals when the power supply voltage falls below the detection voltage.

Overview of Low-voltage Detection Circuit

- Operations of Low-voltage Reset Circuit
 - This circuit monitors the power supply voltage (VCC) and generates a reset signal when the power supply voltage falls below the specified voltage.
 - This circuit always monitors the power supply voltage.
 - This circuit monitors the power supply voltage even in standby modes and deep standby modes.
 - This circuit generates a reset signal when the reduction of the power supply voltage is detected in standby modes and deep standby modes.

■ Operations of Low-voltage Interrupt Circuit

- This circuit monitors the power supply voltage (VCC) and generates an interrupt signal when the power supply voltage falls below the specified voltage.
- This circuit allows selection of whether to enable or disable operations. The initial value is set to disable.
- This circuit allows specification of the detection voltage.
- This circuit can monitor the power supply voltage even in standby modes and deep standby modes.
- This circuit returns from standby modes and deep standby modes when the reduction of the power supply voltage is detected in those modes


- If a low-voltage detection interrupt is enabled or the detection voltage is specified for a
 low-voltage detection interrupt, this circuit starts VCC voltage monitoring after the stabilization
 wait time of the Low-voltage Detection Circuit has lapsed.
 For the stabilization wait time of the Low-voltage Detection Circuit, see Data Sheet of the product
 used.
- This circuit does not conduct monitoring the power supply voltage if PCLK2 is gated by TIMER mode, RTC mode, STOP mode, Deep standby RTC mode, Deep standby STOP mode, or APB2 Prescaler Register (APBC2_PSR) while waiting for the stabilization of the Low-voltage Detection Circuit. After the status flag is read and the stabilization wait time has lapsed, change to the desired mode.
- The Low-voltage Detection Voltage Control Register (LVD_CTL) is write-protected to prevent a writing error. To release write protection mode, write 0x1ACCE553 to the Low-voltage Detection Voltage Protection Register (LVD_RLR).



2. Configuration

This section shows the block diagram of the Low-voltage Detection Circuit.

Block Diagram of Low-voltage Detection Circuit



■ Low-voltage Detection Voltage Control Register (LVD CTL)

This register controls whether to enable monitoring the power supply voltage for a low-voltage detection interrupt and specifies the detection voltage for a low-voltage detection interrupt.

- Low-voltage Detection Voltage Protection Register (LVD_RLR)

 This register write-protects the Low-voltage Detection Voltage Control Register.
- Low-voltage Detection Interrupt Factor Register (LVD_STR)
 This register holds a low-voltage detection interrupt factor.
- Low-voltage Detection Interrupt Factor Clear Register (LVD_CLR) This register clears a low-voltage detection interrupt factor.
- Low-voltage Detection Circuit Status Register (LVD_STR2)

 This register checks the operation status of a low-voltage detection interrupt circuit.

Pins of Low-voltage Detection Circuit

The following shows the pins used in the Low-voltage Detection Circuit.

- VCC pin
 - The Low-voltage Detection Circuit monitors the power supply voltage of this pin.
- VSS pin

This pin is a GND pin used as a basis to detect the power supply voltage.



3. Explanation of Operations


This section explains the operations of the Low-Voltage Detection Reset Circuit and the Low-voltage Detection Interrupt Circuit.

Operations of Low-Voltage Detection Reset Circuit

Operations

The Low-Voltage Detection Reset Circuit always enters a monitoring state after power-on. This circuit generates a reset signal when the power supply voltage (VCC) falls below the detection voltage. A reset is released when the power supply voltage exceeds the release voltage.

This circuit is available in standby modes (SLEEP mode, TIMER mode, RTC mode, STOP mode) and deep standby modes (Deep standby RTC mode, Deep standby STOP mode).



Note:

 For the hysteresis of detection / release voltage of the Low-voltage Detection Circuit, see Data Sheet of the product used.



Operations of Low-voltage Detection Interrupt Circuit

Operations

The Low-voltage Detection Interrupt Circuit monitors the power supply voltage (VCC) and generates an interrupt signal when the power supply voltage falls below the specified voltage.

An interrupt request is enabled when 1 is set to the LVDIE bit of the Low-voltage Detection Voltage Control Register. The initial value is set to Not Enable. The interrupt detection voltage can be set by the SVHI bit of the Low-voltage Detection Voltage Control Register (LVD_CTL). When an interrupt request is enabled and the interrupt detection voltage is specified, the status flag LVDIRDY bit of the Low-voltage Detection Circuit Status Register (LVD_STR2) is set to 1 and this circuit starts monitoring the power supply voltage after the stabilization wait time of the Low-voltage Detection Circuit has lapsed. This circuit is available in standby modes (Sleep mode, Timer mode, RTC mode, Stop mode) and deep standby modes (Deep standby RTC mode, Deep standby Stop mode). It is also applicable when the CPU returns from those modes.

Low-voltage detection interrupt request


When the power supply voltage (VCC) falls below the specified voltage while a low-voltage detection interrupt is effective, 1 is set to the LVDIR bit of the Low-voltage Detection Interrupt Factor Register (LVD_STR) to generate an interrupt request signal.

An interrupt request can be checked by reading the LVDIR bit.

■ Canceling a low-voltage detection interrupt request

To cancel a low-voltage detection interrupt request, write 0 to the LVDCL bit of the Low-voltage Detection Interrupt Factor Clear Register (LVD_CLR). This clears a low-voltage detection interrupt factor and cancels a low-voltage detection interrupt request.

Even when the power supply voltage is below the specified detection voltage, an interrupt request is canceled when 0 is written to the LVDCL bit.



CHAPTER 5: Low-voltage Detection



Notes:


- This circuit does not conduct monitoring the power supply voltage if PCLK2 is gated by Timer mode, RTC mode, Stop mode, Deep standby RTC mode, Deep standby Stop mode, or APB2 Prescaler Register (APBC2_PSR) while waiting for the stabilization of the Low-voltage Detection Circuit. After checking that the Low-voltage detection interrupt status flag (LVDIRDY) of Low-voltage Detection Circuit Status Register (LVD_STR2) is set to 1, change to the desired mode.
- For the hysteresis of detection / release voltage of the Low-voltage Detection Circuit, see Data Sheet of the product used.



4. Setup Procedure Examples

This section explains the procedures to set up the Low-voltage Detection Circuit, giving examples.

Figure 4-1 Example of Low-voltage Detection Interrupt Setting





5. Registers

This section explains the configuration and functions of the registers used in the Low-voltage Detection Circuit.

List of Low-voltage Detection Circuit Registers

Table 5-1 List of Low-voltage Detection Circuit Registers

Abbreviation	Register Name	Reference
LVD_CTL	Low-voltage Detection Voltage Control Register	5.1
LVD_STR	Low-voltage Detection Interrupt Factor Register	5.2
LVD_CLR	Low-voltage Detection Interrupt Factor Clear Register	5.3
LVD_RLR	Low-voltage Detection Voltage Protection Register	5.4
LVD_STR2	Low-voltage Detection Circuit Status Register	5.5



5.1 Low-voltage Detection Voltage Control Register (LVD_CTL)

The Low-voltage Detection Voltage Control Register (LVD_CTL) controls whether to enable monitoring the power supply voltage for a low-voltage detection interrupt and specifies the detection voltage for a low-voltage detection interrupt.

bit	7	6	5	4	3	2	1	0	
Field	LVDIE		SVHI				Reserved		
Attribute	R/W		R/W					-	
Initial value	0			00111				-	

[bit7] LVDIE: Low-voltage detection interrupt enable bit

This bit is used to enable monitoring the power supply voltage of a low-voltage detection interrupt. When not enabling monitoring the power supply voltage, the Low-voltage Detection Interrupt Circuit is stopped.

bit	Description
0	Does not enable the generation of a low-voltage detection interrupt. [Initial value]
1	Enables the generation of a low-voltage detection interrupt.

[bit6:2] SVHI: Low-voltage detection interrupt voltage setting bits

These bits are used to specify the detection voltage of a low-voltage detection interrupt.

■ For TYPE1-M4, TYPE2-M4, TYPE6-M4 products

bit6:2	Description
00111	Set the low-voltage detection interrupt voltage in the vicinity of 2.8V.
00111	[Initial value]
00100	Set the low-voltage detection interrupt voltage in the vicinity of 3.0V.
01100	Set the low-voltage detection interrupt voltage in the vicinity of 3.2V.
01111	Set the low-voltage detection interrupt voltage in the vicinity of 3.6V.
01110	Set the low-voltage detection interrupt voltage in the vicinity of 3.7V.
01001	Set the low-voltage detection interrupt voltage in the vicinity of 4.0V.
01000	Set the low-voltage detection interrupt voltage in the vicinity of 4.1V.
11000	Set the low-voltage detection interrupt voltage in the vicinity of 4.2V.
Others	Setting is prohibited.

■ For TYPE3-M4, TYPE4-M4, TYPE5-M4 products

bit6:2	Description
00111	Set the low-voltage detection interrupt voltage in the vicinity of 2.9V.
00111	[Initial value]
00100	Set the low-voltage detection interrupt voltage in the vicinity of 3.1V.
01100	Set the low-voltage detection interrupt voltage in the vicinity of 3.3V.
01111	Set the low-voltage detection interrupt voltage in the vicinity of 3.8V.
01110	Set the low-voltage detection interrupt voltage in the vicinity of 3.9V.
01001	Set the low-voltage detection interrupt voltage in the vicinity of 4.2V.
01000	Set the low-voltage detection interrupt voltage in the vicinity of 4.3V.
11000	Set the low-voltage detection interrupt voltage in the vicinity of 4.4V.
Others	Setting is prohibited.



[bit1:0] Reserved: Reserved bits

The read value is undefined.

These bits have no effect when written.

Notes:

- The low-voltage detection interrupt enable bit (LVDIE) must be enabled after 0 was written to the LVDCL bit of the Low-voltage Detection Interrupt Clear Register (LVD_CLR) to clear the low-voltage detection interrupt factor bit (LVDIR).
- When the low-voltage detection interrupt enable bit (LVDIE) is not enabled, the Low-voltage
 Detection Circuit for detecting a low-voltage interrupt is stopped. Therefore, the low-voltage
 detection interrupt factor bit (LVDIR) is not set.
- The Low-voltage Detection Voltage Control Register (LVD_CTL) is write-protected in the initial state, which makes writing invalid unless write protection mode is released. To write the LVD_CTL Register, set 0x1ACCE553 to the Low-voltage Detection Voltage Protection Register (LVD_RLR) to release write protection mode.
- This register is not initialized by the deep standby transition reset.
- In the case of disabling the CPU returning from a deep standby mode due to the low-voltage detection interrupt, set the WLVDE bit of the Deep Standby Return Enable Register (WIER) and the low-voltage detection interrupt enable bit (LVDIE) to 0, respectively.
- For the accuracy of detection / release voltage of the Low-voltage Detection Circuit, see Data Sheet of the product used.



5.2 Low-voltage Detection Interrupt Factor Register (LVD_STR)

The Low-voltage Detection Interrupt Factor Register (LVD_STR) holds a low-voltage detection interrupt factor.

bit	7	6	5	4	3	2	1	0
Field	LVDIR				Reserved			
Attribute	R				-			
Initial value	0				_			

[bit7] LVDIR: Low-voltage detection interrupt factor bit

bit	Description
0	A low-voltage detection interrupt request is not detected. [Initial value]
1	A low-voltage detection interrupt request has been detected.

[bit6:0] Reserved: Reserved bits

The read value is undefined.

These bits have no effect when written.

Note:

This register is not initialized by the deep standby transition reset.



5.3 Low-voltage Detection Interrupt Factor Clear Register (LVD_CLR)

The Low-voltage Detection Interrupt Factor Clear Register (LVD_CLR) clears a low-voltage detection interrupt factor.

bit	7	6	5	4	3	2	1	0
Field	LVDCL				Reserved			
Attribute	R/W				-			
Initial value	1				-			

[bit7] LVDCL: Low-voltage detection interrupt factor clear bit

bit	Description
0	Clears the low-voltage detection interrupt bit (LVDIR) of the Low-voltage Detection Interrupt
U	Factor Register (LVD_STR) to 0.
1	Has no effect when written. [Initial value]

The read value is always 1.

[bit6:0] Reserved: Reserved bits

The read value is undefined.

These bits have no effect when written.


Note:

This register is not initialized by the deep standby transition reset.



5.4 Low-voltage Detection Voltage Protection Register (LVD_RLR)

The Low-voltage Detection Voltage Protection Register (LVD_RLR) write-protects the Low-voltage Detection Voltage Control Register (LVD_CTL).



[bit31:0] LVDLCK[31:0]: Low-voltage Detection Voltage Control Register protection bits

- When 0x1ACCE553 is written:
 Writing to the Low-voltage Detection Voltage Control Register(LVD_CTL) is enabled (releases write
- When a value other than 0x1ACCE553 is written:
 Writing to the Low-voltage Detection Voltage Control Register(LVD_CTL) is disabled(enables write protection mode).
- When the protection of the Low-voltage Detection Voltage Control Register(LVD_CTL) is released: 0x00000000 is read.
- When the Low-voltage Detection Voltage Control Register(LVD_CTL) is protected: 0x00000001 is read.

Notes:

protection mode).

- The Low-voltage Detection Voltage Control Register (LVD_CTL) is write-protected in the initial state. To write the LVD_CTL Register, set 0x1ACCE553 to the Low-voltage Detection Voltage Protection Register (LVD_RLR) to release write protection mode.
- To enable write protection mode of the LVD_CTL register, set a value other than 0x1ACCE553 to the Low-voltage Detection Voltage Protection Register (LVD_RLR).
- Once write protection mode is released for the LVD_CTL Register, it remains released until a value other than 0x1ACCE553 is written to the LVD_RLR Register.
- This register is not initialized by the deep standby transition reset.



5.5 Low-voltage Detection Circuit Status Register (LVD_STR2)

The Low-voltage Detection Circuit Status Register (LVD_STR2) checks the operation status of a low-voltage detection interrupt.

bit	7	6	5	4	3	2	1	0
Field	LVDIRDY				Reserved			
Attribute	R				-			
Initial value	0				_			

[bit7] LVDIRDY: Low-voltage detection interrupt status flag

bit	Description
0	Stabilization wait state or monitoring stop state [Initial value]
1	Monitoring state

This bit has no effect when written.

[bit6:0] Reserved: Reserved bits

The read value is undefined.

These bits have no effect when written.

Note:

This register is not initialized by the deep standby transition reset.

CHAPTER 6: Low Power Consumption Mode



This chapter explains the functions and operations of the low power consumption mode.

- 1. Overview of Low Power Consumption Mode
- 2. Configuration of CPU Operation Modes
- 3. Operations in Standby Modes
- 4. Examples of Procedure for Setting Standby Mode
- 5. Operations in Deep Standby Modes
- 6. Examples of Procedure for Setting Deep Standby Mode
- 7. Procedure for Determining Factor for Returning from Deep Standby Mode
- 8. List of Low Power Consumption Mode Registers
- 9. Usage Precautions



1. Overview of Low Power Consumption Mode

The system has two types of low power consumption mode, standby mode and deep standby mode, for reducing power consumption. The standby mode consists of Sleep mode, Timer mode, RTC mode and Stop mode; the deep standby mode consists of deep standby RTC mode and deep standby stop mode.

Overview of CPU Operation Modes

The CPU operation modes consist of the following operation modes.

- Run modes
 - High speed CR run mode
 - Main run mode
 - PLL run mode
 - Low speed CR run mode
 - Sub run mode
- Standby modes
 - Sleep modes
 - High speed CR sleep mode
 - Main sleep mode
 - PLL sleep mode
 - Low speed CR sleep mode
 - Sub sleep mode
 - Timer modes
 - High speed CR timer mode
 - Main timer mode
 - PLL timer mode
 - Low speed CR timer mode
 - Sub timer mode
 - RTC mode
 - Stop mode
- Deep standby modes
 - Deep standby RTC mode
 - Deep standby stop mode



Overview of Run Modes

A Run mode is defined according to which clock is selected as the master clock. A base clock acquired by dividing a master clock frequency is supplied to the CPU clock, the AHB bus clock and the APB bus clock to run the CPU, buses and most peripherals.

The source clock frequency can be modified dynamically. The source clock oscillator can be stopped when the main oscillator or the sub oscillator is not used.

Below are the five Run modes, which are defined according to the clock selected as the master clock.

■ High speed CR run mode

In this mode, the high speed CR oscillator clock is used as the master clock. The main oscillator or the sub oscillator can be stopped when not used. The state of the PLL Multiplier Circuit changes according to the setting of the PLLE bit. The low speed CR oscillator is always in the active state. The system transits to this mode after a reset has been released.

■ Main run mode

In this mode, the main oscillator clock is used as the master clock. The respective states of the PLL Multiplier Circuit and the sub oscillator change according to the respective settings of the PLLE bit and the SOSCE bit, respectively. The high speed CR oscillator and the low speed CR oscillator are always in the active state.

■ PLL run mode

In this mode, the PLL clock acquired by multiplying a PLL multiplier to the main oscillator clock or the high speed CR oscillator clock is used as the master clock. The high speed CR oscillator and the low speed CR oscillator are always in the active state. The respective states of the main oscillator and the sub oscillator change according to the respective settings of the MOSCE bit and the SOSCE bit, respectively.

Low speed CR run mode

In this mode, the low speed CR oscillator clock is used as the master clock. The state of the sub oscillator changes according to the setting of the SOSCE bit. The main oscillator, the high speed CR oscillator and the PLL Multiplier Circuit cannot be used.

■ Sub run mode

In this mode, the sub oscillator clock is used as the master clock. The low speed CR oscillator is always in the active state. The main oscillator, the high speed CR oscillator and the PLL Multiplier Circuit cannot be used.



Overview of Sleep Modes

Sleep mode is classified as a standby mode. In Sleep mode, the clock supply to the CPU stops. Since the stop of the clock supply to the CPU causes the CPU to stop, power consumption is reduced. Resources connected to the AHB bus and the APB bus continue operating.

Below are the five Sleep modes, which are defined according to the master clock being used at the transition to Sleep mode.

■ High speed CR sleep mode

With the high speed CR oscillator clock selected as the master clock, the system transits to high speed CR sleep mode when a request for transition to Sleep mode is made. The respective states of the PLL Multiplier Circuit, the main oscillator and the sub oscillator change according to the respective settings of the PLLE bit, the MOSCE bit and the SOSCE bit, respectively. The low speed CR oscillator is always in the active state.

■ Main sleep mode

With the main clock selected as the master clock, the system transits to main sleep mode when a request for transition to Sleep mode is made. The respective states of the PLL Multiplier Circuit and the sub oscillator change according to the respective settings of the PLLE bit and the SOSCE bit, respectively. The high speed CR oscillator and the low speed CR oscillator are always in the active state.

■ PLL sleep mode

With the PLL clock selected as the master clock, the system transits to PLL sleep mode when a request for transition to Sleep mode is made. The high speed CR oscillator and the low speed CR oscillator are always in the active state. The respective states of the main oscillator and the sub oscillator change according to the respective settings of the MOSCE bit and the SOSCE bit, respectively.

Low speed CR sleep mode

With the low speed CR oscillator clock selected as the master clock, the system transits to low speed CR sleep mode when a request for transition to Sleep mode is made. The state of the sub oscillator changes according to the setting of the SOSCE bit. The main oscillator, the high speed CR oscillator and the PLL Multiplier Circuit cannot be used.

■ Sub sleep mode

With the sub-clock selected as the master clock, the system transits to sub-sleep mode when a request for transition to Sleep mode is made. The The sub oscillator and the low speed CR oscillator are always in the active state. The main oscillator, the high speed CR oscillator and the PLL Multiplier Circuit cannot be used.



Overview of Timer Modes

Timer mode is classified as a standby mode. In Timer mode, the base clock supply stops. Since the stop of the base clock supply causes the CPU clock, the AHB bus clock and all APB bus clocks to stop, power consumption is further reduced. In Timer mode, all functions stop operating except for the following: all oscillators, PLL, hardware watchdog timer, watch counter, RTC, clock failure detector and Low Voltage Detection Circuit.

Below are the five Timer modes, which are defined according to the master clock used at the transition to TIMER mode.

■ High speed CR timer mode

With the high speed CR oscillator clock selected as the master clock, the system transits to high speed CR timer mode when a request for transition to Timer mode is made. The respective states of the PLL Multiplier Circuit, the main oscillator and the sub oscillator change according to the respective settings of the PLLE bit, the MOSCE bit and the SOSCE bit, respectively. The low speed CR oscillator is always in the active state.

■ Main timer mode

With the main clock selected as the master clock, the system transits to main timer mode when a request for transition to Timer mode is made. The respective states of the PLL Multiplier Circuit and the sub oscillator change according to the respective settings of the PLLE bit and the SOSCE bit, respectively. The high speed CR oscillator and the low speed CR oscillator are always in the active state.

■ PLL timer mode

With the PLL clock selected as the master clock, the system transits to PLL timer mode when a request for transition to Timer mode is made. The high speed CR oscillator and the low speed CR oscillator are always in the active state. The respective states of the main oscillator and the sub oscillator change according to the respective settings of the MOSCE bit and the SOSCE bit, respectively.

■ Low speed CR timer mode

With the low speed CR oscillator clock selected as the master clock, the system transits to low speed CR timer mode when a request for transition to Timer mode is made. The state of the sub oscillator changes according to the setting of the SOSCE bit. The main oscillator, the high speed CR oscillator and the PLL Multiplier Circuit cannot be used.

■ Sub timer mode

With the sub-clock selected as the master clock, the system transits to sub timer mode when a request for transition to Timer mode is made. The low speed CR oscillator are always in the active state. The main oscillator, the high speed CR oscillator and the PLL Multiplier Circuit cannot be used.

Overview of RTC Mode

RTC mode is classified as a standby mode. In RTC mode, all oscillators stop except for the sub oscillator. All functions stop operating except for the watch counter, the RTC and the Low Voltage Detection Circuit.

Overview of Stop Mode

Stop mode is classified as a standby mode. In Stop mode, all oscillators stop. All functions stop operating except for the Low Voltage Detection Circuit.



Overview of Deep Standby RTC Mode

Deep standby RTC mode is classified as a deep standby mode. In deep standby RTC mode, all oscillators stop except for the sub oscillator. All functions stop operating except for the RTC and the Low Voltage Detection Circuit. The power supply for CPUs, on-chip Flash memory, on-chip SRAM0/1/2* and peripherals excluding the RTC, the Low Voltage Detection Circuit and GPIO are turned off inside the chip.

Overview of Deep Standby Stop Mode

Deep standby stop mode is classified as a deep standby mode. In deep standby stop mode, all oscillators stop. All functions stop operating except for the Low Voltage Detection Circuit. The power supply for CPUs, on-chip Flash memory, SRAM0/1/2* and peripherals excluding the RTC, the Low Voltage Detection Circuit and GPIO are turned off inside the chip.

*: Data in SRAM2 can be retained.

If the setting for retaining data in SRAM2 is done, the power supply for SRAM2 is turned on.

Relationship between CPU Operation Modes and Current Consumption

Figure 1-1 illustrates the relationship between CPU operation modes and current consumption.




Figure 1-1 Relationship between CPU Operation Modes and Current Consumption

Note:

 Figure 1-1 shows only the relationship among device operation modes in terms of the size of current consumption. The actual size of current consumption varies according to the oscillators used and PLL starting conditions in a CPU operation mode, and clock configuration such as the frequency selected.



Configuration of CPU Operation Modes 2.

This section explains the configuration of CPU operation modes.

CPU Operation Mode Transition Diagram

Figure 2-1 shows the CPU operation mode transition diagram.

Power-on (1) Power-on reset (2) Release of power-on reset (3) End of oscillation stabilization wait (1) (4) Transition to main mode (MOSCE = 1, RCS = 001) (5) Transition to high speed CR mode (RCS = 000) Initialization (6) Transition to low speed CR mode (RCS = 100) Power-on reset (7) Transition to sub mode (SOSCE= 1, RCS = 101) (8) Transition to PLL mode (PLLE = 1, RCS = 010) (2) (9) Reset (Except software reset) High speed CR oscillation (9)(9)stabilization wait Low speed CR oscillation stabilization wait (6)Low speed CR mode High speed CR mode (5) (8) (5) (6) (4) (5) (7) (6) (7) Main mode Sub mode (4) (8)(4)(8)(7)PLL mode

Figure 2-1 CPU Operation Mode Transition Diagram

■ High speed CR mode

In this mode, the high speed CR oscillator clock is used as the master clock.

■ Main mode

In this mode, the main oscillator clock is used as the master clock.

■ Low speed CR mode

In this mode, the low speed CR oscillator clock is used as the master clock.

■ Sub mode

In this mode, the sub oscillator clock is used as the master clock.

■ PLL mode

In this mode, the PLL clock is used as the master clock.



High-speed CR Mode Transition Diagram

In high speed CR mode, the high speed CR oscillator clock is used as the master clock.

A-6 SLEEP mode (SLEEPDEEP = 0 A-1 Transition to RUN mode and WFI/WFE instruction) Other mode (oscillation stabilized) A-2 Start of high speed CR oscillation A-7 Interrupt A-3 End of oscillation stabilization wait A-8 TIMER mode (SLEEPDEEP = 1, RTCE = 0, DSTM = 0, STM = 00, WFI/WFE instruction) A-4 Software reset A-5 Release of software reset A-9 RTC mode (SLEEPDEEP = 1, RTCE = 1, DSTM = 0, STM = 10, WFI/WFE instruction) A-10 STOP mode (SLEEPDEEP = 1, RTCE = 0, DSTM = 0, STM = 10, WFI/WFE instruction) A-1 A-2 A-11 Transition to other mode A-11 A-7 High speed CR oscillation STOP mode stabilization wait A-3 A-10 A-7 A-9 RTC mode A-8 High speed CR run mode High speed CR timer mode High speed CR sleep mode A-7 A-13 A-4 A-12 A-5 Program reset Deep standby transition reset Deep standby transition reset Deep standby RTC mode Deep standby stop mode

A-14

Release of deep standby transition reset

High speed CR oscillation

stabilization wait and low speed CR oscillation stabilization wait in Figure 2-1 A-14

A-12 Deep standby RTC mode
(SLEEPDEEP = 1, RTCE = 1, DSTM = 1,

STM = 10, WFI/WFE instruction)

A-13 Deep standby stop mode
(SLEEPDEEP = 1, RTCE = 0, DSTM = 1,
STM = 10, WFI/WFE instruction)

A-14 Deep standby return factor


Figure 2-2 High-speed CR Mode Transition Diagram



Main Mode Transition Diagram

In main mode, the main oscillator clock is used as the master clock.

Figure 2-3 Main Mode Transition Diagram





Low-speed CR Mode Transition Diagram

In low speed CR mode, the low speed CR oscillator clock is used as the master clock.

C-1 Transition to RUN mode C-6 SLEEP mode (SLEEPDEEP = 0, WFI/WFE instruction) Other mode (oscillation stabilized) C-7 Interrupt C-2 Start of low speed CR oscillation C-8 TIMER mode (SLEEPDEEP = 1, RTCE = 0, C-3 End of oscillation stabilization wait DSTM = 0, STM = 00, WFI/WFE instruction) C-9 RTC mode (SLEEPDEEP = 1, RTCE = 1, C-4 Software reset DSTM = 0, STM = 10, WFI/WFE instruction) C-5 Release of software reset C-10 STOP mode (SLEEPDEEP = 1, RTCE = 0, DSTM = 0, STM = 10, WFI/WFE instruction) C-11 Transition to other mode C-1 C-2 C-11 C-7 Low speed CR oscillation STOP mode stabilization wait C-3 C-10 C-7 C-9 RTC mode C-8 Low speed CR run mode Low speed CR timer mode C-7 C-6 C-7 Low speed CR sleep mode C-13 C-4 C-12 C-5 Program reset Deep standby transition reset Deep standby transition reset Deep standby RTC mode Deep standby stop mode C-14 C-14 C-12 Deep standby RTC mode Release of deep standby (SLEEPDEEP = 1, RTCE = 1, DSTM = 1, STM = 10, WFI/WFE instruction) transition reset C-13 Deep standby stop mode (SLEEPDEEP = 1, RTCE = 0, DSTM = 1, STM = 10, WFI/WFE instruction) C-14 Deep standby return factor High speed CR oscillation stabilization wait and low speed CR oscillation stabilization wait in Figure 2-1

Figure 2-4 Low-speed CR Mode Transition Diagram



Sub Mode Transition Diagram

In sub mode, the sub oscillator clock is used as the master clock.

D-1 Transition to RUN mode D-6 SLEEP mode (SLEEPDEEP = 0, WFI/WFE instruction) Other mode (SORDY = 1) D-7 Interrupt Start of sub oscillation D-8 TIMER mode (SLEEPDEEP = 1, RTCE = 0, DSTM = 0, STM = 00, WFI/WFE instruction) (SORDY = 0)D-3 End of oscillation stabilization wait D-9 RTC mode (SLEEPDEEP = 1, RTCE = 1, (SORDY = 1)DSTM = 0, STM = 10, WFI/WFE instruction) D-4 Software reset D-10 STOP mode (SLEEPDEEP = 1, RTCE = 0, D-5 Release of software reset DSTM = 0, STM = 10, WFI/WFE instruction) D-11 Transition to other mode D-1 D-11 D-7 Sub oscillation stabilization STOP mode wait D-3 D-10 D-7 D-9 RTC mode D-8 Sub run mode D-7 Sub timer mode Sub sleep mode D-7 D-4 D-13 D-12 D-5 Program reset Deep standby transition reset Deep standby transition reset Deep standby stop mode Deep standby RTC mode D-14 D-14 D-12 Deep standby RTC mode Deep standby transition reset (SLEEPDEEP = 1, RTCE = 1, DSTM = 1, STM = 10, WFI/WFE instruction) D-13 Deep standby stop mode (SLEEPDEEP = 1, RTCE = 0, DSTM = 1, STM = 10, WFI/WFE instruction) High speed CR oscillation D-14 Deep standby return factor stabilization wait and low speed CR oscillation stabilization wait in Figure 2-1


Figure 2-5 Sub Mode Transition Diagram



PLL Mode Transition Diagram

In PLL mode, the PLL clock is used as the master clock.

Figure 2-6 PLL Mode Transition Diagram





MOSCE: MOSCE bit in System Clock Mode Control Register (SCM_CTL)
SOSCE: SOSCE bit in System Clock Mode Control Register (SCM_CTL)
PLLE: PLLE bit in System Clock Mode Control Register (SCM_CTL)
RCS: RSC bit in System Clock Mode Control Register (SCM_CTL)
MORDY: MORDY bit in System Clock Mode Status Register (SCM_STR)
SORDY: SORDY bit in System Clock Mode Status Register (SCM_STR)
PLRDY: PLRDY bit in System Clock Mode Status Register (SCM_STR)

PINC: PINC bit in PLL Clock Stabilization Wait Time Setup Register (PSW_TMR)

Note:

The CPU automatically secures a voltage stabilization wait time (a few hundred μs) for the operation mode transition of the built-in regulator immediately before returning from low speed CR timer mode, sub timer mode, RTC mode, stop mode, deep standby RTC mode or deep standby stop mode. After the voltage stabilization wait time has lapsed, the CPU returns to a Run mode.

^{*:} For details of the SCM CTL, SCM STR and PSW TMR registers, see Chapter Clock.



3. Operations in Standby Modes

This section explains the operations in standby modes.

There are four types of standby mode: Sleep mode (high speed CR sleep mode, main sleep mode, PLL sleep mode, low speed CR sleep mode and sub sleep mode), Timer mode (high speed CR timer mode, main timer mode, PLL timer mode, low speed CR timer mode and sub timer mode), RTC mode and STOP mode.

Clock Operation States in Standby Mode

The table below shows the respective states of the oscillator clocks, CPU clock, AHB bus clock and APB bus clocks in Sleep mode, Timer mode, RTC mode and Stop mode.

Table 3-1 Clock Operation States in Sleep Mode

			Sleep Mode				
	High Speed CR Sleep Mode	Main Sleep Mode	PLL Sleep Mode	Low Speed CR Sleep Mode	Sub Sleep Mode		
High speed CR clock	Operating			Stopped			
Main clock	The state changes according to the setting of the MOSCE bit.	Operating	The state changes according to the setting of the MOSCE bit and the PINC bit.	Stopped			
Main PLL clock	The state changes according of the MOSCE bit.	-	Operating	Stopped			
Low speed CR clock	Operating						
Sub clock	The state changes acco	ording to the setting	of the SOSCE bit.		Operating		
USB PLL clock	The state changes according to the setting of the MOSCE bit and the UPLLEN bit.	The state changes of the UPLLEN bit	s according to the setting .	Stopped			
I ² S PLL clock	The state changes according to the setting of the MOSCE bit and the IPLLEN bit.	The state changes of the IPLLEN bit.	s according to the setting	Stopped			
GDC PLL clock	The state changes according to the setting of the MOSCE bit, GPINC*1 and the GPLLEN*1 bit.		s according to the setting d the GPLLEN*1 bit.	Stopped			
CPU clock	Stopped						
AHB bus clock	High speed CR clock	Main clock	PLL clock	Low speed CR clock	Sub clock		
APB0 bus clock	High speed CR clock	Main clock	PLL clock	Low speed CR clock	Sub clock		
APB1 bus clock	High speed CR clock	Main clock	PLL clock	Low speed CR clock	Sub clock		
7.1 D 1 Dug Glock	* The APBC1EN bit ena	ables or disables the	APB1 bus clock.	1	,		
APB2 bus clock	High speed CR clock	Main clock	PLL clock	Low speed CR clock	Sub clock		
AFB2 bus clock	* The APBC2EN bit enables or disables the APB2 bus clock.						

^{*1:} For details of the GPINC bit and GPLLEN bit, refer to GDC Part.



Table 3-2 Clock Operation States in Timer Mode

	Timer Mode					
	High Speed CR Timer Mode	Main Timer Mode	PLL Timer Mode	Low Speed CR Timer Mode	Sub Timer Mode	
High speed CR clock	Operating			Stopped		
Main clock	The state changes according to the setting of the MOSCE bit.	Operating	The state changes according to the setting of the MOSCE bit and the PINC bit.	Stopped		
Main PLL clock	The state changes according of the MOSCE bit.	· ·	Operating	Stopped		
Low speed CR clock	Operating					
Sub clock	The state changes acco	ording to the setting	of the SOSCE bit.		Operating	
USB PLL clock	Stopped					
I ² S PLL clock	Stopped					
GDC PLL clock	The state changes acco	ording to the setting	g of the GPINC*1 and the	Stopped		
CPU clock	Stopped					
AHB bus clock	Stopped					
APB0 bus clock	Stopped					
APB1 bus clock	Stopped					
APB2 bus clock	Stopped					

^{*1:} For details of the GPINC bit and GPLLEN bit, refer to GDC Part.

Table 3-3 Clock Operation States in RTC Mode and Stop Mode

	RTC Mode	Stop Mode
High speed CR clock		
Main clock	Channed	
Main PLL clock	Stopped	
Low speed CR clock		
Sub clock	Operating	
USB PLL clock		
I ² S PLL clock		Stopped
GDC PLL clock		
CPU clock	Channed	
AHB bus clock	Stopped	
APB0 bus clock		
APB1 bus clock		
APB2 bus clock		

MOSCE: MOSCE bit in System Clock Mode Control Register (SCM_CTL)
SOSCE: SOSCE bit in System Clock Mode Control Register (SCM_CTL)
PLLE: PLLE bit in System Clock Mode Control Register (SCM_CTL)

UPLLEN: UPLLEN bit in USB-PLL Control Register 1 (UPCR1)

IPLLEN bit in I²S-PLL Control Register 1 (IPCR1)

APBC1EN: APBC1EN bit in APB1 Prescaler Register (APBC1_PSR)

APBC2EN: APBC2EN bit in APB2 Prescaler Register (APBC2 PSR)

*: For details of the SCM_CTL, APBC1_PSR and APBC2_PSR registers, see Chapter Clock.

For details of the UPCR1 register, refer to chapter USB Clock Generation in Communication Macro Part.

For details of the IPCR1 register, refer to chapter I²S Clock Generation in Communication Macro Part.



Factors for Returning from Standby Mode

Table 3-4 shows factors for returning from Sleep, Timer, RTC and Stop modes.

Table 3-4 Factors for Returning from Standby Mode

	Sleep Mode	Timer Mode	RTC Mode	Stop Mode
Reset return factor	 INITX pin input reset Low voltage detection reset Software watchdog reset Hardware watchdog reset Clock failure detection reset Anomalous frequency detection reset 	 INITX pin input reset Low voltage detection reset Hardware watchdog reset Clock failure detection reset Anomalous frequency detection reset (main timer mode, PLL timer mode) 	INITX pin input reset Low voltage detection reset	INITX pin input reset Low voltage detection reset
Interrupt return factor	Effective interrupt from peripherals	 NMI interrupt External interrupt Hardware watchdog timer interrupt USB wakeup interrupt Watch counter interrupt RTC interrupt HDMI-CEC/Remote Control Reception interrupt Low voltage detection interrupt GDC interrupt 	 NMI interrupt External interrupt USB wakeup interrupt RTC interrupt HDMI-CEC/Remote Control Reception interrupt Low voltage detection interrupt 	 NMI interrupt External interrupt USB wakeup interrupt Low voltage detection interrupt



3.1 Operations in Sleep Modes (High-Speed CR Sleep Mode, Main Sleep Mode, PLL Sleep Mode, Low-Speed CR Sleep Mode, Sub Sleep Mode)

Sleep mode is classified as a standby mode. In Sleep mode, the CPU clock stops and, in turn, power consumption is reduced.

Functions of Sleep Mode

■ CPU and on-chip memory

In Sleep mode, the clock being supplied to the CPU stops. The AHB bus clock continues operating. The on-chip memory continues operating and retains data.

Peripherals

The APB0 bus clock runs even in Sleep mode. The APB1 bus clock is enabled or disabled by the APBC1EN bit and the APB2 bus clock by the APBC2EN bit. Peripherals operate in their respective states set at the transition to Sleep mode.

Watch counter and RTC

The watch counter and the RTC are not affected by Sleep mode. They continue operating according to the settings set prior to transition to Sleep mode.

Oscillator clocks

Table 3-1 shows the status of each oscillator clock.

Resets and interrupts

Resets and interrupts can be used for returning from Sleep mode.

■ External bus

The external bus is still active in Sleep mode.

■ Pin state

All pin settings are held in Sleep mode.

Procedure for Setting Sleep Mode

Execute the following procedure to make the CPU transit to Sleep mode.

- 1. Write 0 to the SLEEPDEEP bit in the Cortex-M4F System Control Register.
- 2. Execute the WFI instruction or the WFE instruction.

The CPU transits to a Sleep mode corresponding to the current clock mode indicated in the RCM[2:0] bits in the System Clock Mode Status Register (SCM STR).

For details of the System Clock Mode Control Register (SCM_CTL), see Chapter Clock.



Return from Sleep Mode

The CPU returns from Sleep mode in one of the following situations.

■ Return due to reset

If a reset (INITX pin input reset, low voltage detection reset, software watchdog reset, hardware watchdog reset, clock supervisor reset or anomalous frequency detection reset) occurs, the CPU switches to high speed CR run mode regardless of the clock mode.

■ Return due to interrupt

On receiving an effective interrupt from a peripheral in Sleep mode, the CPU returns from Sleep mode and transits to a Run mode corresponding to the clock mode indicated in the RCM[2:0] bits in the System Clock Mode Status Register (SCM_STR).

Table 3-5 Operation Mode after Return from Sleep Mode due to Interrupt

	Status of Master Clock before Transition to Sleep Mode						
	RCM = 000 (High Speed CR Oscillator)	RCM = 001 (Main Oscillator)	RCM = 010 (PLL Oscillator)	RCM = 100 (Low Speed CR Oscillator)	RCM = 101 (Sub Oscillator)		
Operation mode after return due to interrupt	High speed CR run mode	Main run mode	PLL run mode	Low speed CR run mode	Sub run mode		

RCM: RCM[2:0] bits in System Clock Mode Status Register (SCM_STR)

Oscillation stabilization wait at return

On returning from Sleep mode due to a reset, the CPU waits for the stabilization of high speed CR clock oscillation and that of low speed CR clock oscillation. In the case of returning from Sleep mode due to an interrupt, the CPU does not have to wait for the oscillation to stabilize.

^{*:} For details of the SCM_CTL and SCM_STR registers, see Chapter Clock.



3.2 Operations in Timer Modes (High-Speed CR Timer Mode, Main Timer Mode, PLL Timer Mode, Low-Speed CR Timer Mode, Sub Timer Mode)

In Timer mode, the base clock supply stops. Since the stop of the base clock supply causes the CPU clock, the AHB bus clock and all APB bus clocks to stop, power consumption is further reduced. In this mode, all functions stop operating except for the following: all oscillators, PLL, hardware watchdog timer, watch counter, RTC, clock failure detector and Low Voltage Detection Circuit.

Functions of Timer Mode

■ CPU and on-chip memory

In Timer mode, the CPU clock supplied to the CPU, and the AHB bus clock supplied to the on-chip memory and the DMA controller stop. However, data in the on-chip memory is retained. In addition, the debug function stops.

■ Peripherals

In Timer mode, all APB bus clocks stop. Except for the hardware watchdog timer, the watch counter, the RTC and the clock supervisor, all resources stop at their respective states they were in immediately before the CPU transits to Timer mode.

Watch counter and RTC

The watch counter and the RTC are not affected by Timer mode. They continue operating according to the settings set prior to transition to Timer mode.

Oscillator clocks

Table 3-2 shows the status of each oscillator clock.

Resets and interrupts

Resets and interrupts can be used for returning from Timer mode.

■ External bus

The external bus stops in Timer mode.

■ Pin state

The SPL bit in the Standby Mode Control Register (STB_CTL) can control whether an external pin stays at the state it was in immediately before the CPU transits to Timer mode or changes to high impedance state.

Procedure for Setting Timer Mode

Execute the following procedure to make the CPU transit to Timer mode.

- 1. Write 0 to the RTCE bit in the RTC Mode Control Register (PMD_CTL).
- Write 0x1ACC, 0 and 0b00 to the KEY bits, DTSM bit and STM bits in the Standby Mode Control Register (STB_CTL) respectively. Set the state of each pin in Timer mode by using the SPL bit.
- 3. Write 1 to the SLEEPDEEP bit in the Cortex-M4F System Control Register.
- 4. Execute the WFI instruction or the WFE instruction.

The CPU transits to a TIMER mode corresponding to the current clock mode indicated in the RCM[2:0] bits in the System Clock Mode Status Register (SCM_STR).



Return from Timer Mode

The CPU returns from Timer mode in one of the following situations.

Return due to reset

If a reset (INITX pin input reset, low voltage detection reset, hardware watchdog reset, clock supervisor reset or anomalous frequency detection reset (main timer mode or PLL timer mode)) occurs, the CPU switches to high speed CR run mode regardless of the clock mode.

In Timer mode, since the software watchdog reset is not available, it cannot be used to make the CPU return from Timer mode.

■ Return due to interrupt

On receiving a request for an effective interrupt, which can be an NMI interrupt, an external interrupt, a hardware watchdog timer interrupt, a USB wakeup interrupt, a watch counter interrupt, an RTC interrupt, a HDMI-CEC/ Remote Control Reception interrupt, a low voltage detection interrupt a GDC interrupt, in Timer mode, the CPU returns from Timer mode and transits to a Run mode corresponding to the clock mode indicated in the RCM[2:0] bits in the System Clock Mode Status Register (SCM_STR).

Table 3-6 Operation Mode after Return from Timer Mode due to Interrupt

	Status of Master Clock before Transition to Timer Mode					
	RCM = 000 (High Speed CR Oscillator)	RCM = 001 (Main Oscillator)	RCM = 010 (PLL Oscillator)	RCM = 100 (Low Speed CR Oscillator)	RCM = 101 (Sub Oscillator)	
Operation mode after return due to interrupt	High speed CR run mode	Main run mode	PLL run mode	Low speed CR run mode	Sub run mode	

Oscillation stabilization wait at return

On returning from Timer mode due to a reset, the CPU waits for the stabilization of high speed CR clock oscillation and that of low speed CR clock oscillation. In the case of returning from Timer mode due to an interrupt, the CPU does not have to wait for the oscillation to stabilize.

■ Built-in regulator voltage stabilization wait at return

The CPU automatically secures a voltage stabilization wait time (a few hundred μ s) for the operation mode transition of the built-in regulator before returning from low speed CR timer mode or sub timer mode due to a reset or an interrupt. After the voltage stabilization wait time has lapsed, the CPU executes the return operation.

Notes:

- If the priority of an interrupt used for making the CPU return from Timer mode is not set to a level for making the CPU return from Timer mode, after an interrupt has been generated, the clock returns from Timer mode, but the CPU does not return from Timer mode and continues stopping. Therefore, always set the priority of an interrupt used for making the CPU return from Timer mode to a level that can make the CPU return from Timer mode.
- Before making the CPU transit to Timer mode, ensure that no factor for returning from Timer mode shown in Table 3-4 has been set. (include the interrupt pending register in the NVIC) If such factor has been set, clear that factor.
- If the CPU transits to Timer mode during debugging, as the clock supply to the CPU stops, the CPU cannot return to a RUN mode by using the ICE. Use a reset or an interrupt to make the CPU return to a Run mode.
- Before making the CPU transit to low speed CR timer mode or sub timer mode, ensure that the Flash memory automatic algorithm has terminated.



3.3 Operations in RTC Mode

In RTC mode, all oscillators stop except for the sub oscillator. All functions stop operating except for the watch counter, the RTC and the Low Voltage Detection Circuit.

Functions of RTC Mode

■ CPU and on-chip memory

In RTC mode, the CPU clock supplied to the CPU, and the AHB bus clock supplied to the on-chip memory and the DMA controller stop. However, data in the on-chip memory is retained. In addition, the debug function stops.

■ Peripherals

In RTC mode, all APB bus clocks stop. Except for the watch counter, the RTC and the Low Voltage Detection Circuit, all resources stop at their respective states they were in immediately before the CPU transits to RTC mode.

■ Watch counter and RTC

The counting operation of the watch counter is not affected by the transition to RTC mode and the watch counter continues its operation according to the settings set prior to the transition. But, the watch counter cannot return to from the RTC mode due to the watch counter interrupt. The RTC is not affected by RTC mode transition. The RTC continues its operation according to the settings set prior to transition to RTC mode.

■ Oscillator clocks

Table 3-3 shows the status of each oscillator clock.

Resets and interrupts

Resets and interrupts can be used for returning from RTC mode.

■ External bus

The external bus stops in RTC mode.

■ Pin state

The SPL bit in the Standby Mode Control Register (STB_CTL) can control whether an external pin stays at the state it was in immediately before the CPU transits to RTC mode or changes to high impedance state.

Procedure for Setting RTC Mode

Execute the following procedure to make the CPU transit to RTC mode.

- 1. With 1 written to the SORDY bit in the System Clock Mode Status Register (SCM_STR), write "1" to the RTCE bit in the RTC Mode Control Register (PMD_CTL).
- 2. Write 0x1ACC, 0 and 0b10 to the KEY bits, DTSM bit and STM bits in the Standby Mode Control Register (STB CTL) respectively. Set the state of each pin in RTC mode by using the SPL bit.
- 3. Write 1 to the SLEEPDEEP bit in the Cortex-M4F System Control Register.
- 4. Execute the WFI instruction or the WFE instruction.



Return from RTC Mode

The CPU returns from RTC mode in one of the following situations.

■ Return due to reset

If a reset (INITX pin input reset or low voltage detection reset) occurs, the CPU switches to high speed CR run mode regardless of the clock mode.

In RTC mode, since the software watchdog reset, the hardware watchdog reset, the clock supervisor reset and the anomalous frequency detection reset are not available, these resets cannot be used to make the CPU return from RTC mode.

■ Return due to interrupt

On receiving a request for an effective interrupt, which can be an NMI interrupt, an external interrupt, a USB wakeup interrupt, an RTC interrupt, a HDMI-CEC/Remote Control Reception interrupt or a low voltage detection interrupt, in RTC mode, the CPU returns from RTC mode and transits to a Run mode corresponding to the clock mode indicated in the RCM[2:0] bits in the System Clock Mode Status Register (SCM_STR)

Table 3-7 Operation Mode after Return from RTC Mode due to Interrupt

	Status of Master Clock before Transition to RTC Mode					
	RCM = 000 (High Speed CR Oscillator)	RCM = 001 (Main Oscillator)	RCM = 010 (PLL Oscillator)	RCM = 100 (Low Speed CR Oscillator)	RCM = 101 (Sub Oscillator)	
Operation mode after return due to interrupt	High speed CR run mode	Main run mode	PLL run mode	Low speed CR run mode	Sub run mode	

■ Oscillation stabilization wait at return

On returning from RTC mode due to a reset, the CPU waits for the stabilization of high speed CR clock oscillation and that of low speed CR clock oscillation. If the CPU returns from RTC mode due to an interrupt, the oscillation stabilization wait changes according to the master clock that had been used before the CPU transited to RTC mode. Table 3-8 shows the relationship between the oscillation stabilization wait and the master clock.

Table 3-8 Oscillation Stabilization Wait at Return from RTC Mode due to Interrupt

		Status of Master Clock before Transition to RTC Mode				
		RCM = 000 (High Speed CR Oscillator)	RCM = 001 (Main Oscillator)	RCM = 010 (PLL Oscillator)	RCM = 100 (Low Speed CR Oscillator)	RCM = 101 (Sub Oscillator)
Oscillation return	High speed CR clock	Yes			No	
	Main clock	MOSCE = 0 : No MOSCE = 1 : Yes	Yes	PINC = 0 : Yes PINC = 1 : No	No	
stabilization wait	Main PLL clock	No	PLLE = 0 : No PLLE = 1 : Yes	Yes	No	
on wait errupt	Low speed CR clock	Yes	Yes	Yes	Yes	Yes
at	Sub clock	No	No	No	No	No



■ Built-in regulator voltage stabilization wait at return

The CPU automatically secures a voltage stabilization wait time (a few hundred µs) for the operation mode transition of the built-in regulator before returning from RTC mode. After the voltage stabilization wait time has lapsed, the CPU executes the return operation.

Notes:

- If the priority of an interrupt used for making the CPU return from RTC mode is not set to a level for making the CPU return from RTC mode, after an interrupt has been generated, the clock returns from RTC mode, but the CPU does not return from RTC mode and continues stopping. Therefore, always set the priority of an interrupt used for making the CPU return from RTC mode to a level that can make the CPU return from RTC mode.
- Before making the CPU transit to RTC mode, ensure that no factor for returning from RTC mode shown in Table 3-4 has been set. (include the interrupt pending register in the NVIC) If such factor has been set, clear that factor.
- If the CPU transits to RTC mode during debugging, as the clock supply to the CPU stops, the CPU cannot return to a RUN mode by using the ICE. Use a reset or an interrupt to make the CPU return to a RUN mode.
- Before making the CPU transit to RTC mode, ensure that the Flash memory automatic algorithm has terminated.



3.4 Operations in Stop Mode

In Stop mode, all oscillators stop. All functions stop operating except for the Low Voltage Detection Circuit.

Functions of Stop Mode

■ CPU and on-chip memory

In STOP mode, the CPU clock supplied to the CPU, and the AHB bus clock supplied to the on-chip memory and the DMA controller stop. However, data in the on-chip memory is retained. In addition, the debug function stops.

■ Peripherals

In STOP mode, all APB bus clocks stop. Except for the Low Voltage Detection Circuit, all resources stop at their respective states they were in immediately before the CPU transits to STOP mode.

■ Oscillator clocks

All oscillator clocks stop.

Resets and interrupts

Resets and interrupts can be used for returning from STOP mode.

External bus

The external bus stops in STOP mode.

■ Pin state

The SPL bit in the Standby Mode Control Register (STB_CTL) can control whether an external pin stays at the state it was in immediately before the CPU transits to STOP mode or changes to high impedance state.

Procedure for Setting STOP Mode

Execute the following procedure to make the CPU transit to STOP mode.

- 1. Write 0 to the RTCE bit in the RTC Mode Control Register (PMD_CTL).
- 2. Write 0x1ACC, 0 and 0b10 to the KEY bits, DTSM bit and STM bits in the Standby Mode Control Register (STB CTL) respectively. Set the state of each pin in STOP mode by using the SPL bit
- 3. Write 1 to the SLEEPDEEP bit in the Cortex-M4F System Control Register.
- 4. Execute the WFI instruction or the WFE instruction.



Return from Stop Mode

The CPU returns from STOP mode in one of the following situations.

■ Return due to reset

If a reset (INITX pin input reset or low voltage detection reset) occurs, the CPU switches to high speed CR run mode regardless of the clock mode.

In Stop mode, since the software watchdog reset, the hardware watchdog reset, the clock supervisor reset and the anomalous frequency detection reset are not available, these resets cannot be used to make the CPU return from Stop mode.

■ Return due to interrupt

On receiving a request for an effective interrupt, which can be an NMI interrupt, an external interrupt, a USB wakeup interrupt, a watch counter interrupt or a low voltage detection interrupt, in Stop mode, the CPU returns from Stop mode and transits to a Run mode corresponding to the clock mode indicated in the RCM[2:0] bits in the System Clock Mode Status Register (SCM STR).

Table 3-9 Operation Mode after Return from Stop Mode due to Interrupt

		Status of Master Clock before Transition to Stop Mode					
	RCM = 000 (High Speed CR Oscillator)	RCM = 001 (Main Oscillator)	RCM = 010 (PLL Oscillator)	RCM = 100 (Low Speed CR Oscillator)	RCM = 101 (Sub Oscillator)		
Operation mode after return due to interrupt	High speed CR run mode	Main run mode	PLL run mode	Low speed CR run mode	Sub run mode		

■ Oscillation stabilization wait at return

On returning from Stop mode due to a reset, the CPU waits for the stabilization of high speed CR clock oscillation and that of low speed CR clock oscillation. If the CPU returns from Stop mode due to an interrupt, the oscillation stabilization wait changes according to the master clock that had been used before the CPU transited to Stop mode. Table 3-10 shows the relationship between the oscillation stabilization wait and the master clock.

Table 3-10 Oscillation Stabilization Wait at Return from Stop Mode due to Interrupt

		Status of Master Clock before Transition to Stop Mode				
		RCM = 000 (High Speed CR Oscillator)	RCM = 001 (Main Oscillator)	RCM = 010 (PLL Oscillator)	RCM = 100 (Low Speed CR Oscillator)	RCM = 101 (Sub Oscillator)
Oscilla	High speed CR clock	Yes			No	
Oscillation stabilization wait at return due to interrupt	Main clock	MOSCE = 0 : No MOSCE = 1 : Yes	Yes	PINC = 0 : Yes PINC = 1 : No	No	
stabilization wa	Main PLL clock	No	PLLE = 0 : No PLLE = 1 : Yes	Yes	No	
n wait a rupt	Low speed CR clock	Yes				
t return	Sub clock	SOSCE = 0 : No SOSCE = 1 : Yes	SOSCE = 0 : No SOSCE = 1 : Yes	SOSCE = 0 : No SOSCE = 1 : Yes	SOSCE = 0 : No SOSCE = 1 : Yes	Yes



■ Built-in regulator voltage stabilization wait at return

The CPU automatically secures a voltage stabilization wait time (a few hundred μ s) for the operation mode transition of the built-in regulator before returning from Stop mode. After the voltage stabilization wait time has lapsed, the CPU executes the return operation.

Notes:

- If the priority of an interrupt used for making the CPU return from Stop mode is not set to a level for making the CPU return from Stop mode, after an interrupt has been generated, the clock returns from Stop mode, but the CPU does not return from Stop mode and continues stopping. Therefore, always set the priority of an interrupt used for making the CPU return from Stop mode to a level that can make the CPU return from Stop mode.
- Before making the CPU transit to Stop mode, ensure that no factor for returning from Stop mode shown in Table 3-4 has been set. (include the interrupt pending register in the NVIC) If such factor has been set, clear that factor.
- If the CPU transits to Stop mode during debugging, as the clock supply to the CPU stops, the CPU cannot return to a RUN mode by using the ICE. Use a reset or an interrupt to make the CPU return to a RUN mode.
- Before making the CPU transit to Stop mode, ensure that the Flash memory automatic algorithm has terminated.



4. Examples of Procedure for Setting Standby Mode

This section provides examples of procedure for setting a standby mode.

Start Write 0 to RTCE in PMD_CTL register. Write 0x1ACC to KEY, 0 to DSTM, 0b00 to STM in STB_CTL register together. Write 1 to SLEEPDEEP. USB is used? No _Yes Write 0 SUSPIE in UDCIE register, 1 to USTP in UDCC register, 0 to UCEN in UCCR register. No UCEN=0? Yes CAN is used? No Yes Write 1 to Init in CTRLR register. Execute WFI instruction or WFE instruction CPU transits to main timer mode. End

Figure 4-1 Example of Procedure for Setting Main Timer Mode






Figure 4-2 Procedure for Setting RTC Mode (with Main Clock Selected as Master Clock)



- Before making the CPU transit to RTC mode, ensure that the Flash memory automatic algorithm has terminated.
- Writing 1 to the RTCE bit in the RTC Mode Control Register (PMD_CTL) is effective only if the SORDY bit in the System Clock Mode Status Register (SCM_STR) is 1.






Figure 4-3 Procedure for Setting Stop Mode (with Main Clock Selected as Master Clock)

Note:

 Before making the CPU transit to STOP mode, ensure that the Flash memory automatic algorithm has terminated.



5. Operations in Deep Standby Modes

This section explains the operations in deep standby modes.

There are two deep standby modes: deep standby RTC mode and deep standby stop mode.

Clock Operation States in Deep Standby Mode

The table below shows the respective states of the oscillator clocks, CPU clock, AHB bus clock and APB bus clocks in deep standby RTC mode and deep standby stop mode.

Table 5-1 Clock Operation States in Deep Standby Mode

	Deep Standby RTC Mode	Deep Standby Stop Mode
High speed CR clock		
Main clock	Stannad	
Main PLL clock	Stopped	
Low speed CR clock		
Sub clock	Operating	
USB PLL clock		
I ² S PLL clock		Stopped
GDC PLL clock		
CPU clock	Ctannad	
AHB bus clock	Stopped	
APB0 bus clock		
APB1 bus clock		
APB2 bus clock		

Factors for Returning from Deep Standby Mode

This section shows factors for returning from deep standby RTC mode and deep standby stop mode.

Table 5-2 Factors for Returning from Deep Standby Mode

		Deep Standby RTC Mode		Deep Standby Stop Mode
	-	INITX pin input reset	-	INITX pin input reset
	-	Low voltage detection reset	-	Low voltage detection reset
Factor for not make a form	-	Low voltage detection interrupt		
Factor for returning from	-	RTC interrupt		Louveltage detection interrupt
deep standby mode	-	HDMI-CEC/Remote Control Reception	_	Low voltage detection interrupt
		interrupt		
	-	WKUP pin input	-	WKUP pin input

Note:

 After the CPU has returned from a deep standby mode, the interrupt factor is retained. However, since NVIC is initialized by the deep standby transition reset, no interrupt processing is to be executed.



Internal Power Supply Status and Reset Status in Deep Standby Mode

This section shows the power supply status of each function in deep standby mode and the reset status on a deep standby transition reset.

Table 5-3 Internal Power Supply Status and Reset Status in Deep Standby Mode

	Power Supply Status	Reset Status
CPU	Off	Initialized
On-chip Flash memory	Off	*1
SRAM0/1	Off	Data not retained
SRAM2	Off *2	*3
RTC	On	Not initialized
HDMI-CEC/Remote Control Reception	On	Not initialized
Low voltage detection circuit	On	Not initialized
GPIO	On	Partly initialized *4,*5
Deep standby control block	On	Not initialized
Peripherals other the above	Off	Initialized

^{*1:} Data in the on-chip Flash memory is retained.

If the setting for retaining data in on-chip SRAM is done, the power supply for SRAM2 is turned on.

^{*2:} Data in SRAM2 can be retained.

^{*3:} If the power supply is turned off, data in SRAM2 is not retained.

If the setting for retaining data in SRAM2 is done, data in SRAM2 is retained.

^{*4:} Bit[4:0] in the PFR0 register, the bit is assigned HDMI-CEC input/output port in the PFRx register, PCRx, DPDRx, PDIRx, PDORx, ADE, EPFRx, SPSR and PZRx registers are not initialized.

^{*5:} The bit of in the PFRx register other than above are initialized.



5.1 Operations in Deep Standby RTC Mode

In deep standby RTC mode, all oscillators stop except for the sub oscillator. All functions stop operating except for the RTC, the HDMI-CEC/Remote Control Reception and the Low Voltage Detection Circuit. The power supply for CPUs, on-chip Flash memory, SRAM0 /1/2* and peripherals excluding the RTC, the HDMI-CEC/Remote Control Reception, the Low Voltage Detection Circuit and GPIO are turned off inside the chip.

Functions of Deep Standby RTC Mode

CPU and on-chip memory

In deep standby RTC mode, the CPU clock supplied to the CPU, the AHB bus clock supplied to the on-chip memory and the DMA controller stop, and the power supply for the CPU, the on-chip Flash memory and SRAM0/1/2* is turned off. Data in the registers of the CPU and that in SRAM0/1/2 is not retained*. Data in the on-chip Flash memory is retained. In addition, the debug function stops and its power supply is turned off.

*: Data in SRAM2 can be retained.

If the setting for retaining data in SRAM2 is done, the power supply for SRAM2 is turned on.

Peripherals

In deep standby RTC mode, all APB bus clocks stop, and the power supply for all resources, except for the RTC, the HDMI-CEC/Remote Control Reception, the Low Voltage Detection Circuit and the GPIO, is turned off.

■ RTC, HDMI-CEC/Remote Control Reception

The RTC and the HDMI-CEC/Remote Control Reception is not affected by deep standby RTC mode. It continues operating according to the settings set prior to transition to deep standby RTC mode.

Oscillator clocks

Table 5-1 shows the status of each oscillator clock.

■ Resets, interrupts and WKUP pin input

Resets, interrupts and WKUP pin input can be used for returning from deep standby RTC mode.

■ Pin state

The SPL bit in the Standby Mode Control Register (STB_CTL) can control whether an external pin switches to a GPIO in deep standby RTC mode or changes to high impedance state.

Procedure for Setting Deep Standby RTC Mode

Execute the following procedure to make the CPU transit to deep standby RTC mode.

- 1. With 1 written to the SORDY bit in the System Clock Mode Status Register (SCM_STR), write 1 to the RTCE bit in the RTC Mode Control Register (PMD_CTL).
- Write 0x1ACC, 1 and 0b10 to the KEY bits, DTSM bit and STM bits in the Standby Mode Control Register (STB_CTL) respectively. Set the state of each pin in deep standby RTC mode by using the SPL bit.
- 3. Write 1 to the SLEEPDEEP bit in the Cortex-M4F System Control Register.
- 4. Execute the WFI instruction or the WFE instruction.



Return from Deep Standby RTC Mode

The CPU returns from deep standby RTC mode in one of the following situations.

■ Return due to resets, interrupts and WKUP pin input

If a reset (INITX pin input reset or low voltage detection reset) occurs, or the CPU receives a request for an effective RTC interrupt, for an effective HDMI-CEC/Remote Control Reception interrupt, for an effective low voltage detection interrupt or for WKUP pin input, the CPU returns from deep standby RTC mode, and regardless of the clock mode, switches to high speed CR run mode on a deep standby transition reset.

In deep standby RTC mode, since the software watchdog reset, the hardware watchdog reset, the clock supervisor reset and the anomalous frequency detection reset are not available, these resets cannot be used to make the CPU return from deep standby RTC mode.

■ Oscillation stabilization wait at return

On returning from deep standby RTC mode, regardless of the return factor, the CPU waits for the stabilization of high speed CR clock oscillation and that of low speed CR clock oscillation.

■ Built-in regulator voltage stabilization wait at return

The CPU automatically secures a voltage stabilization wait time (a few hundred μ s) for the operation mode transition of the built-in regulator before returning from deep standby RTC mode. After the voltage stabilization wait time has lapsed, the CPU executes the return operation.

- Before making the CPU transit to deep standby RTC mode, ensure that no factor for returning from deep standby RTC mode shown in Table 5-2 has been set. (include the interrupt pending register in the NVIC) If such factor has been set, clear that factor.
- If the CPU transits to deep standby RTC mode during debugging, as the clock supply to the CPU stops, the CPU cannot return to a RUN mode by using the ICE. Use a reset, an interrupt or WKUP pin input to make the CPU return to a RUN mode.
- Before making the CPU transit to deep standby RTC mode, ensure that the Flash memory automatic algorithm has terminated.
- For TYPE1-M4 and TYPE2-M4 products, in the case of disabling the CPU returning from a deep standby mode due to LVD interrupt, set the LVD interrupt return enable bit(WLVDE) in the Deep Standby Return Enable Register (WIER) and Low-voltage detection interrupt enable bit(LVDIE) in the Low-voltage Detection Voltage Control Register(LVD_CTL) to 0.



5.2 Operations in Deep Standby Stop Mode

In deep standby stop mode, all oscillators stop. All functions stop operating except for the Low Voltage Detection Circuit. The power supply for CPUs, on-chip Flash memory, SRAM0/1/2* and peripherals excluding the RTC, the HDMI-CEC/Remote Control Reception, the Low Voltage Detection Circuit and GPIO are turned off inside the chip.

Functions of Deep Standby Stop Mode

■ CPU and on-chip memory

In deep standby stop mode, the CPU clock supplied to the CPU, the AHB bus clock supplied to the on-chip memory and the DMA controller stop, and the power supply for the CPU, the on-chip Flash memory and SRAM0/1/2* is turned off. Data in the registers of the CPU and that in SRAM0/1/2 is not retained*. Data in the on-chip Flash memory is retained. In addition, the debug function stops and its power supply is turned off.

- *: Data in SRAM2 can be retained.

 If the setting for retaining data in SRAM2 is done, the power supply for SRAM2 is turned on.
- Peripherals

In deep standby stop mode, all APB bus clocks stop, and the power supply for all resources, except for the RTC, the HDMI-CEC/Remote Control Reception, the Low Voltage Detection Circuit and the GPIO, is turned off.

■ Oscillator clocks

All oscillator clocks stop.

■ Resets and WKUP pin input

Resets and WKUP pin input can be used for returning from deep standby stop mode.

■ Pin state

The SPL bit in the Standby Mode Control Register (STB_CTL) can control whether an external pin switches to a GPIO in deep standby stop mode or changes to high impedance state.

Procedure for Setting Deep Standby Stop Mode

Execute the following procedure to make the CPU transit to deep standby stop mode.

- 1. Write 0 to the RTCE bit in the RTC Mode Control Register (PMD_CTL).
- Write 0x1ACC, 1 and 0b10 to the KEY bits, DTSM bit and STM bits in the Standby Mode Control Register (STB_CTL) respectively. Set the state of each pin in deep standby stop mode by using the SPL bit.
- 3. Write 1 to the SLEEPDEEP bit in the Cortex-M4F System Control Register.
- 4. Execute the WFI instruction or the WFE instruction.



Return from Deep Standby Stop Mode

The CPU returns from deep standby stop mode in one of the following situations.

■ Return due to resets, interrupts and WKUP pin input

If a reset (INITX pin input reset or low voltage detection reset) occurs, or the CPU receives a request for an effective low voltage detection interrupt or for WKUP pin input, the CPU returns from deep standby stop mode, and regardless of the clock mode, switches to high speed CR run mode on a deep standby transition reset.

In deep standby stop mode, since the software watchdog reset, the hardware watchdog reset, the clock supervisor reset and the anomalous frequency detection reset are not available, these resets cannot be used to make the CPU return from deep standby stop mode.

Oscillation stabilization wait at return

On returning from deep standby RTC mode, regardless of the return factor, the CPU waits for the stabilization of high speed CR clock oscillation and that of low speed CR clock oscillation.

■ Built-in regulator voltage stabilization wait at return

The CPU automatically secures a voltage stabilization wait time (a few hundred μ s) for the operation mode transition of the built-in regulator before returning from deep standby stop mode. After the voltage stabilization wait time has lapsed, the CPU executes the return operation.

- Before making the CPU transit to deep standby stop mode, ensure that no factor for returning from deep standby stop mode shown in Table 5-2 has been set. (include the interrupt pending register in the NVIC) If such factor has been set, clear that factor.
- If the CPU transits to deep standby stop mode during debugging, as the clock supply to the CPU stops, the CPU cannot return to a Run mode by using the ICE. Use a reset, an interrupt or WKUP pin input to make the CPU return to a Run mode.
- Before making the CPU transit to deep standby stop mode, ensure that the Flash memory automatic algorithm has terminated.
- For TYPE1-M4 and TYPE2-M4 products, in the case of disabling the CPU returning from a deep standby mode due to LVD interrupt, set the LVD interrupt return enable bit(WLVDE) in the Deep Standby Return Enable Register (WIER) and Low-voltage detection interrupt enable bit(LVDIE) in the Low-voltage Detection Voltage Control Register(LVD_CTL) to 0.



6. Examples of Procedure for Setting Deep Standby Mode

This section provides examples of procedure for setting a deep standby mode.

Write 1 to RTCE in PMD_CTL register.

Write 0x1ACC to KEY, 1 to DSTM, 0b10 to STM in STB_CTL register together.

Write 1 to SLEEPDEEP.

Execute WFI instruction or WFE instruction.

CPU transits to deep standby RTC mode.

End

Figure 6-1 Example of Procedure for Setting Deep Standby RTC Mode

- Before making the CPU transit to deep standby RTC mode, ensure that the Flash memory automatic algorithm has terminated.
- Writing 1 to the RTCE bit in the RTC Mode Control Register (PMD_CTL) is effective only if the SORDY bit in the System Clock Mode Status Register (SCM_STR) is "1".






Figure 6-2 Example of Procedure for Setting Deep Standby Stop Mode

Note:

 Before making the CPU transit to deep standby stop mode, ensure that the Flash memory automatic algorithm has terminated.



7. Procedure for Determining Factor for Returning from Deep Standby Mode

Figure 7-1 shows an example of procedure for determining the factor for returning from a deep standby mode.




Figure 7-1 Procedure for Determining the Factor for Returning from a Deep Standby Mode

Note:

After the CPU has transited to a deep standby mode, the power supply for the CPU is turned off
on a deep standby transition reset. Therefore, after the CPU has returned from a deep standby
mode, the value of the reset factor register (RST_STR) becomes invalid.



8. List of Low Power Consumption Mode Registers

This section explains the configuration and functions of registers used in low power consumption mode.

List of Low Power Consumption Mode Registers

Abbreviation	Register Name	Reference
STB_CTL	Standby Mode Control Register	8.1

■ Registers of deep standby control block


Abbreviation	Register Name	Reference
RCK_CTL	Sub Clock Supply Control Register	8.2
PMD_CTL	RTC Mode Control Register	8.3
WRFSR	Deep Standby Return Factor Register 1	8.4
WIFSR	Deep Standby Return Factor Register 2	8.5
WIER	Deep Standby Return Enable Register	8.6
WILVR	WKUP Pin Input Level Register	0
DSRAMR	Deep Standby RAM Retention Register	8.8
BUR01 to 16	Backup Register 01 to 16	8.9

- For details of the System Clock Mode Control Register (SCM_CTL), see Chapter Clock.
- The power supply for registers of the deep standby control block is not turned off in any deep standby mode.



8.1 Standby Mode Control Register (STB_CTL)

The Standby Mode Control Register controls standby modes and deep standby modes. The value of the SPL bit, DSTM bit or STM bit is effective only when it is written at the same time as 0x1ACC is written to the KEY bits.



[bit31:16] KEY: Standby mode control write control bits

These bits release the write control of the SPL bit, DSTM bit and STM bit.

- When 0x1ACC is written to these bits
 Writing to the SPL bit, DSTM bit or STM bit is effective.
- When a value other than 0x1ACC is written to these bits
 Writing tothe SPL bit, DSTM bit or STM bit is not effective.
- These bits always read 0x0000.

[bit15:5] Reserved: Reserved bits

These bits always read 0x00.

Writing a value to these bits has no effect on operation.

[bit4] SPL: Standby pin level setting bit

This bit sets the state of a pin in Timer mode, RTC mode, Stop mode, deep standby RTC mode, deep standby stop mode.

Bit	Description						
0	Holds the state of a pin in Timer mode, RTC mode and Stop mode, and switches a pin to a						
U	GPIO in deep standby RTC mode and deep standby stop mode. [initial value]						
1	Sets the state of a pin to high impedance in Timer mode, RTC mode, Stop mode, deep						
'	standby RTC mode, deep standby stop mode.						

[bit3] Reserved: Reserved bit

This bit always reads 0.

Writing a value to this bit has no effect on operation.



[bit2] DSTM: Deep standby mode select bit

This bit selects whether the CPU transits to a standby mode or a deep standby mode.

[bit1:0] STM: Standby mode select bits

These bits, together with the DSTM bit in this register and the RTCE bit in the RTC Mode Control Register (PMD_CTL), select a standby mode to which the CPU transits from one of the following modes: Timer mode, RTC mode, Stop mode, deep standby RTC mode or deep standby stop mode.

	STM	гм	PMD_CTL:RTC	Description		
DSTM	bit1	bit0	E			
0	0	0	0	Timer mode [initial value]		
0	0	0	1	Setting is prohibited.		
0	0	1	0	Setting is prohibited.		
0	0	1	1	Setting is prohibited.		
0	1	0	0	Stop mode		
0	1	0	1	RTC mode		
0	1	1	0	Setting is prohibited.		
0	1	1	1	Setting is prohibited.		
1	0	0	0	Setting is prohibited.		
1	0	0	1	Setting is prohibited.		
1	0	1	0	Setting is prohibited.		
1	0	1	1	Setting is prohibited.		
1	1	0	0	Deep standby stop mode		
1	1	0	1	Deep standby RTC mode		
1	1	1	0	Setting is prohibited.		
1	1	1	1	Setting is prohibited.		

Note:

The value of the SPL bit, DSTM bit or STM bit is effective only when it is written at the same time as 0x1ACC is written to the KEY bits. If a value other than 0x1ACC is written to the KEY bits, the values written to the SPL bit, DSTM bit and STM bit become ineffective.




8.2 Sub Clock Supply Control Register (RCK_CTL)

The Sub Clock Supply Control Register controls clock supply to the RTC, HDMI-CEC/remote control reception.

Power consumption can be reduced by stopping the clock supply to unused resource.

This register is available only in certain product TYPE.



[bit7:2] Reserved: Reserved bits

These bits always read 0b00000.

Writing a value to these bits has no effect on operation.

[bit1] CECCKE: CEC clock control bit

This bit controls the sub clock supplied to the HDMI-CEC/remote control reception macro.

Bit	Description
0	The sub clock is not supplied to the HDMI-CEC/remote control reception macro. [initial value]
1	The sub clock is supplied to the HDMI-CEC/remote control reception macro.

[bit0] RTCCKE: RTC clock control bit

TYPE5-M4 product has this bit.

This bit controls sub clock for RTC macro.

Bit	Description
0	The sub clock is not supplied to the RTC macro.
1	The sub clock is supplied to the RTC macro. [initial value]

Note:

- It is prohibited to write this register with the products which do not equip this.



8.3 RTC Mode Control Register (PMD_CTL)

The RTC Mode Control Register selects whether the CPU transits to either RTC mode or Stop mode, or to either deep standby RTC mode or deep standby stop mode.

Bit	7	6	5	4	3	2	1	0	
Field		Reserved							
Attribute		-							
Initial value				0000000				0	

[bit7:1] Reserved: Reserved bits

These bits always read 0b0000000.

Writing a value to these bits has no effect on operation.

[bit0] RTCE: RTC mode control bit

This bit selects whether the CPU transits to Stop mode, deep standby stop mode, or to RTC mode, deep standby RTC mode.

Bit	Description
0	Stop mode or deep standby stop mode [initial value]
1	RTC mode or deep standby RTC mode

Standby mode is selected when DSTM bit is 0 and deep standby mode is selected when DSTM bit is 1.

- This register is not initialized by the software reset or the deep standby transition reset.
- Writing 1 to the RTCE bit is effective only if the SORDY bit in the System Clock Mode Status Register (SCM_STR) is 1.
- If the RTCE bit is 1, the sub oscillator is enabled, regardless of the setting of the SOSCE bit in the System Clock Mode Control Register (SCM_CTL) and that of the SORDY bit in the System Clock Mode Status Register (SCM_STR).



8.4 Deep Standby Return Factor Register 1 (WRFSR)

The Deep Standby Return Factor Register 1 indicates the return factors of the low voltage detection reset and the INITX pin input reset that have occurred in a deep standby mode.

Bit	7	6	5	4	3	2	1	0
Field			Res	erved			WLVDH	WINITX
Attribute		-						R
Initial value			000	0000			0	0

[bit7:2] Reserved: Reserved bits

These bits always read 0b000000.

Writing a value to these bits has no effect on operation.

[bit1] WLVHD: Low voltage detection reset return bit

This bit indicates the CPU has returned from a deep standby mode due to the low voltage detection reset.

Bit	Description
0	The CPU has not returned from a deep standby mode due to the low voltage detection reset. [initial
	value]
1	The CPU has returned from a deep standby mode due to the low voltage detection reset.

[bit0] WINITX: INITX pin input reset return bit

This bit indicates the CPU has returned from a deep standby mode due to the INITX pin input reset.

Bit	Description
0	The CPU has not returned from a deep standby mode due to the INITX pin input reset. [initial value]
1	The CPU has returned from a deep standby mode due to the INITX pin input reset.

- This register is initialized by the power-on reset and the low voltage detection reset. It is not
 initialized by any reset other than the two mentioned before. In addition, reading this register
 clears all its bits.
- This register can be set only in a deep standby mode.
- Please be sure to check that the return factor has not been set before making a transition to deep standby mode. If the factor is set, please clear.



8.5 Deep Standby Return Factor Register 2 (WIFSR)

The Deep Standby Return Factor Register 2 indicates the return factors of the WKUPx pin input, the low voltage detection (LVD) interrupt, the RTC interrupt and the HDMI-CEC/Remote Control Reception interrupt that have occurred in a deep standby mode.

Bit	15	14	13	12	11	10	9	8
Field			Rese	erved			WCEC1I	WCEC0I
Attribute			•	-			R	R
Initial value			000	000			0	0
bit	7	6	5	4	3	2	1	0
Field	WUI5	WUI4	WUI3	WUI2	WUI1	WUI0	WLVDI	WRTCI
Attribute	R	R	R	R	R	R	R	R
Initial value	0	0	0	0	0	0	0	0

[bit15:10] Reserved: Reserved bits

These bits always read 0b000000.

Writing a value to these bits has no effect on operation.

[bit9] WCEC1I: CEC ch.1 interrupt return bit

This bit indicates the CPU has returned from a deep standby mode due to the HDMI-CEC/Remote Control Reception ch.1 interrupt.

Bit	Description						
0	The CPU has not returned from a deep standby mode due to the HDMI-CEC/Remote Control						
0	Reception ch.1 interrupt. [initial value]						
4	The CPU has returned from a deep standby mode due to the HDMI-CEC/Remote Control Reception						
'	ch.1 interrupt.						

[bit8] WCEC0I: CEC ch.0 interrupt return bit

This bit indicates the CPU has returned from a deep standby mode due to the HDMI-CEC/Remote Control Reception ch.0 interrupt.

Bit	Description						
0	The CPU has not returned from a deep standby mode due to the HDMI-CEC/Remote Control						
	Reception ch.0 interrupt. [initial value]						
1	The CPU has returned from a deep standby mode due to the HDMI-CEC/Remote Control Reception						
	ch.0 interrupt.						

[bit7:2] WUI5 to WUI0: WKUPx pin input return bits

These bits indicate the CPU has returned from a deep standby mode due to the WKUPx pin input.

Bit	Description
0	The CPU has not returned from a deep standby mode due to the WKUPx pin input. [initial value]
1	The CPU has returned from a deep standby mode due to the WKUPx pin input.



[bit1] WLVDI: LVD interrupt return bit

This bit indicates the CPU has returned from a deep standby mode due to the LVD interrupt.

Bit	Description
0	The CPU has not returned from a deep standby mode due to the LVD interrupt. [initial value]
1	The CPU has returned from a deep standby mode due to the LVD interrupt.

[bit0] WRTCI: RTC interrupt return bit

This bit indicates the CPU has returned from a deep standby mode due to the RTC interrupt.

Bit	Description
0	The CPU has not returned from a deep standby mode due to the RTC interrupt. [initial value]
1	The CPU has returned from a deep standby mode due to the RTC interrupt.

- This register is initialized by the power-on reset and the low voltage detection reset. It is not
 initialized by any reset other than the two mentioned before. In addition, reading this register
 clears all its bits.
- This register can be set only in a deep standby mode.
- Please be sure to check that the return factor has not been set before making a transition to deep standby mode. If the factor is set, please clear. (include the interrupt pending register in the NVIC)



8.6 Deep Standby Return Enable Register (WIER)

The Deep Standby Return Enable Register enables the CPU to return from a deep standby mode due to the WKUPx pin input, the low voltage detection (LVD) interrupt, the RTC interrupt and the HDMI-CEC/Remote Control Reception interrupt that have occurred in a deep standby mode.

Bit	15	14	13	12	11	10	9	8
Field			Rese	erved			WCEC1E	WCEC0E
Attribute			-	=			R/W	R/W
Initial value			000	000			0	0
bit	7	6	5	4	3	2	1	0
Field	WUI5E	WUI4E	WUI3E	WUI2E	WUI1E	Reserved	WLVDE	WRTCE
Attribute	R/W	R/W	R/W	R/W	R/W	=	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

[bit15:10] Reserved: Reserved bits

These bits always read 0b000000.

Writing a value to these bits has no effect on operation.

[bit9] WCEC1E: HDMI-CEC/Remote Control Reception ch.1 interrupt return enable bit

This bit disables or enables the CPU to return from a deep standby mode due to the HDMI-CEC/Remote Control Reception ch.1 interrupt.

Bit	Description					
0	Disables the CPU to return from a deep standby mode due to the HDMI-CEC/Remote Control					
	Reception ch.1 interrupt. [initial value]					
1	Enables the CPU to return from a deep standby mode due to the HDMI-CEC/Remote Control					
	Reception ch.1 interrupt.					

[bit8] WCEC0E: HDMI-CEC/Remote Control Reception ch.0 interrupt return enable bit

This bit disables or enables the CPU to return from a deep standby mode due to the HDMI-CEC/Remote Control Reception ch.0 interrupt.

Bit	Description					
0	Disables the CPU to return from a deep standby mode due to the HDMI-CEC/Remote Control					
0	Reception ch.0 interrupt. [initial value]					
1	Enables the CPU to return from a deep standby mode due to the HDMI-CEC/Remote Control					
	Reception ch.0 interrupt.					

[bit7:3] WUI5E to WUI1E: WKUPx pin input return enable bits

These bits disable or enable the CPU to return from a deep standby mode due to the WKUPx pin input.

Bit	Description
0	Disables the CPU to return from a deep standby mode due to the WKUPx pin input. [initial value]
1	Enables the CPU to return from a deep standby mode due to the WKUPx pin input.



[bit2] Reserved: Reserved bit

This bit always reads 0.

Writing a value to this bit has no effect on operation.

[bit1] WLVDE: LVD interrupt return enable bit

This bit disables or enables the CPU to return from a deep standby mode due to the LVD interrupt.

Bit	Description
0	Disables the CPU to return from a deep standby mode due to the LVD interrupt. [initial value]
1	Enables the CPU to return from a deep standby mode due to the LVD interrupt.

[bit0] WRTCE: RTC interrupt return enable bit

This bit disables or enables the CPU to return from a deep standby mode due to the RTC interrupt.

Bit	Description
0	Disables the CPU to return from a deep standby mode due to the RTC interrupt. [initial value]
1	Enables the CPU to return from a deep standby mode due to the RTC interrupt.

- The CPU returning from a deep standby mode due to the WKUP0 pin input is always enabled.
- This register is not initialized by the deep standby transition reset. (include the interrupt pending register in the NVIC)
- In the case of disabling the CPU returning from a deep standby mode due to LVD or RTC interrupt, set the corresponding bits of this register to 0 and disable the interrupts themselves.



8.7 WKUP Pin Input Level Register (WILVR)

The WKUP Pin Input Level Register selects the respective valid levels for the WKUP1 to WKUP5 pin inputs having occurred in a deep standby mode.

Bit	7	6	5	4	3	2	1	0
Field		Reserved		WUI5LV	WUI4LV	WUI3LV	WUI2LV	WUI1LV
Attribute	-			R/W	R/W	R/W	R/W	R/W
Initial value		000		0	0	0	0	0

[bit7:5] Reserved: Reserved bits

These bits always read 0b00.

Writing a value to these bits has no effect on operation.

[bit4:0] WUI5LV to WUI1LV: WKUPx pin input level select bits

These bits select the respective valid levels for the WKUPx pin inputs.


Bit	Description
0	A return request is made if the WKUPx pin input is L level. [initial value]
1	A return request is made if the WKUPx pin input is H level.

- L level is the only valid level of the WKUP0 pin input for making a return request.
 For example, with the WUI1LV bit set to 0, if L level is input to the WKUP1 pin, as soon as the CPU transits to a deep standby mode, it returns to a Run mode.
- This register is not initialized by the deep standby transition reset.



8.8 Deep Standby RAM Retention Register (DSRAMR)

The Deep Standby RAM Retention Register controls the retention of data in SRAM2 in a deep standby mode.



[bit7:2] Reserved: Reserved bits

These bits always read 0b000000.

Writing a value to these bits has no effect on operation.

[bit1:0] SRAMR: SRAM2 retention control bits

These bits control the retention of data in SRAM2 in a deep standby mode.

Bit1	bit0	Description			
0	0	Data in SRAM2 is not retained in a deep standby mode. [initial value]			
0	1	Setting is prohibited.			
1	0	Setting is prohibited.			
1	1	Data in SRAM2 is retained in a deep standby mode.			

Note:

This register is initialized by the power-on reset and the low voltage detection reset. It is not
initialized by any reset other than the two mentioned before.



8.9 Backup Registers 01 to 16 (BUR01 to BUR16)

The Backup Registers are general-purpose registers retaining values in a deep standby mode.

Bit	31	24	23	16	15	8	7	0	
Field	BUR04		BUR03		BUR02		BUR01		
Attribute	R/	W	R/W		R/	R/W		R/W	
Initial value	0xi	00	0x00		0x0	0x00		0x00	
bit	31	24	23	16	15	8	7	0	
Field	BUF	₹08	BU	IR07	BUF	BUR06		R05	
Attribute	R/	W	R/W		R/W		R/W		
Initial value	0x	00	0:	x00	0x0	0x00		00	
bit	31	24	23	16	15	8	7	0	
Field	BUR12		BUR11		BUF	R10	BUI	R09	
Attribute	R/W		R/W R/W R/W		W	R/W			
Initial value	0x00		e 0x00 0x00 0x00		00	0x	00		
bit	31	24	23	16	15	8	7	0	
Field	BUR16		BUR15		BUR14		BUR13		
Attribute	R/W		R/W		R/W		R/W		
Initial value	0x00		0x00		0x00		0x00		

This register is initialized by the power-on reset and the low voltage detection reset. It is not
initialized by any reset other than the two mentioned before.



9. Usage Precautions

Note the following when using the low power consumption mode

For a pin shared between analog input and WKUP, if the ADE bit in the Analog Input Setting Register (ADE) is set to 1, the WKUPx pin input is blocked, even when the CPU returning from a deep standby mode due to the WKUPx pin input is enabled. To enable the CPU to return from a deep standby mode due to the WKUPx pin input, write 0 to the ADE bit in the Analog Input Setting Register (ADE) before making the CPU transit to a deep standby mode.

CHAPTER 6: Low Power Consumption Mode



CHAPTER 7-1: VBAT Domain Configuration



The chapter explains the configuration of the VBAT domain.

1. Configuration



1. Configuration

For the configuration of VBAT domain, see the following relevant chapters.

Reference VBAT Domain Chapter of Each Product

Table 1-1 Referred VBAT Domain Chapter

Product TYPE	Referred Chapter
TYPE1-M4, TYPE2-M4, TYPE6-M4	Chapter "VBAT domain(A)"
TYPE3-M4, TYPE4-M4	Chapter "VBAT domain(B)"
TYPE5-M4	Not have "VBAT domain"

CHAPTER 7-2: VBAT Domain(A)



This chapter explains the functions and operations of the VBAT power domain(A).

- 1. Overview of VBAT Domain
- 2. Configuration of VBAT Domain
- 3. Chip Power Supply Control
- 4. Hibernation Control
- 5. Procedure for Setting 32 kHz Clock
- 6. Procedure for Setting VBAT I/O Port
- 7. Registers
- 8. Usage Precautions



1. Overview of VBAT Domain

The power consumed while the RTC is in operation can be reduced by using the VBAT power supply pin, which provides independent power supply for the RTC (calendar circuit) and the 32 kHz oscillator.

Configuration of Power Supply Domain

This family consists of the following three power supply domains.

■ CPU Domain

This domain consists of the following circuits.

- CPU
- On-chip Flash memory
- On-chip SRAM*
- Peripheral functions

This domain receives power supply from the VCC power supply pin. The power supply is cut off in deep standby RTC mode and deep standby stop mode.

*: SRAM0, SRAM1, and SRAM2 are provided and SRAM2 can be set to keep data.

■ Always-ON Domain

This domain consists of the following circuits.

- On-chip regulator
- Power management circuit
- Port circuit
- Main oscillation circuit and I/O Port

This domain receives power supply from the VCC power supply pin.

The VCC power supply pin receives power from the system power supply (on-board regulator).

■ VBAT Domain

This domain consists of the following circuits.

- RTC
- 32 kHz oscillation circuit
- Power-on circuit
- Backup registers
- Port circuit

This domain always receives power supply from the VBAT power supply pin.

The VBAT power supply pin receives power from a backup power supply (such as a battery) and the system power supply.



On-chip Power Gating

In deep standby RTC mode and deep standby stop mode, this family cuts off the power supply for the CPU Domain by using the power switch function built in the chip.

The Always-ON Domain keeps the power supply on even in deep standby RTC mode and deep standby stop mode.

For details of deep standby RTC mode and deep standby stop mode, see Chapter "Low Power Consumption Mode".

Off-chip Power Gating

If the system power supply supplying power to the VCC pin of this family is cut off, the power supply for the CPU Domain and that for the Always-on Domain are cut off.

In this situation, the power supply for the VBAT Domain can remain on if a backup power supply supplies power to the VBAT Domain.

The on-board regulator, which controls the system power supply with an alarm time set in the RTC or with a signal input from an external pin, can be turned on or off.




Figure 1-1 Power Supply Configuration of FM4 Family




2. Configuration of VBAT Domain

This section explains the internal configuration of the VBAT Domain.

Internal Configuration of VBAT Domain

Figure 2-1 shows the internal configuration of the VBAT Domain and the connection between the VBAT Domain and the Always-on Domain.

Figure 2-1 Internal Configuration of VBAT Domain and Connection between VBAT Domain and Always-on Domain



■ RTC

This is a calendar circuit with the frequency compensation function.

- 32 kHz oscillation circuit (32K OSC)

 This is an oscillation circuit that can be connected to a (32768 Hz) crystal oscillator for clocks.
- Power-on circuit (PON)

 This detects the power-on of the VBAT Domain and generates the circuit initialization signal.
- Backup register

This 32-byte register retains data while power is being supplied to the VBAT power supply pin.

■ VBAT I/O ports (P46 to 49, Port Control)

They are I/O ports driven by power supplied from the VBAT power supply pin.

The control circuit for the VBAT I/O ports is independent of the control circuit for other than I/O ports except P46 to P49.



2.1 Interfacing with Always-on Domain

This section explains the methods of interfacing the VBAT Domain withe the Always-on Domain.

Overview of Interfacing

The VBAT Domain is driven by the 32 kHz oscillation circuit or a clock divided from PCLK.

Therefore, if an internal bus is directly connected to a register belonging to the VBAT Domain, a bus master such as the CPU is made to wait when accessing such register.

The FM4 Family has the following two mechanisms to prevent an access from being made to wait.

- A buffer is built in the Always-on Domain. An access from an internal bus is directed to that buffer.
- Data is transferred between the buffer of the Always-on Domain and the register of the VBAT Domain.

In the documents of the FM4 Family, data transfer operations between the buffer of the Always-on Domain and the register of the VBAT Domain are called as stated below.

- Recall: data transfer from the register of the VBAT Domain to the buffer of the Always-on Domain
- Save: data transfer from the buffer of the Always-on Domain to the register of the VBAT Domain

Since data written to the buffer is erased if the VCC power supply is off, save the data in the register of the VBAT Domain while the VCC power supply is on.

Immediately after the VCC power is turned on or when a reset occurs in the Always ON domain, the buffer value is initialized by an Always ON domain reset signal.

Therefore, before reading data from the buffer, execute a recall operation to restore data retained in the register while the VBAT power supply (backup power supply) was on to the buffer.

The calendar data of the RTC in the buffer is not automatically updated.

Before reading the time data from the buffer, execute the recall operation to transfer the time data saved in the register of the VBAT Domain to the buffer.



Types of Interface Circuit

There are four types of interface circuit as shown in Table 2-1.

Table 2-1 Types of Interface Circuit


Circuit type	Always-on Domain	VBAT Domain	Transfer clock	Figure number
Type 1	FF available	FF unavailable	-	Figure 2-2
Type 2	FF available	FF available	32 kHz	Figure 2-3
Type 3	FF available	FF available	PCLK2 (divided)	Figure 2-4
				Figure 2-5
Tuno 4	FF unavailable	FF available		Configuration of
Type 4			-	Interface Circuit
				Type 4

A signal sent from the Always-on Domain to the VBAT Domain is clipped to the VSS by the level shifter and the isolator when the Always-on Domain is powered off.

This function enables the following operations to be executed when the Always-on Domain is powered off: continuing the operation of the calendar function, alarm function and timer function of the RTC, holding the pin states of the VBAT I/O ports, retaining data in the backup registers.

■ Interface circuit type 1

Figure 2-2 Configuration of Interface Circuit Type 1




Use this circuit type if the register does not have to retain data when the VCC power supply is off.


Table 2-2 Behavior of Register of Interface Circuit Type 1

	Behavior of Register		
Initialization of register	Initialization of register by the reset signal of the Always-on Domain		
Bus read	The state of the control circuit (Always-on Domain) and that of the peripheral circuit		
Dus reau	(VBAT Domain) can be read directly.		
Duo verito	The register directly affects the operations of the control circuit (Always-on Domain) and		
Bus write	those of the peripheral circuit (VBAT Domain).		



■ Interface circuit type 2






Use this circuit type if the register has to retain data even when the VCC power supply is off.

Table 2-3 Behavior of Register of Interface Circuit Type 2

inition = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =					
	Behavior of register/buffer				
Initialization of register	Initialization of register by the power-on signal of the VBAT Domain				
Initialization of buffer	Initialization of register by the reset signal of the Always-on Domain				
milialization of buller	For reset factors, see the chapter RTC Count Block.				
Bus read	Data in the buffer is read to the bus.				
Bus write	Data is written to the buffer.				
Recall operation	Data is transferred from the register to the buffer.				
Save operation	Data is transferred from the buffer to the register.				

■ Interface circuit type 3

Figure 2-4 Configuration of Interface Circuit Type 3



Use this circuit type if the register has to retain data even when the VCC power supply is off.

Table 2-4 Behavior of Register of Interface Circuit Type 3

Table 2 4 Beliavier of Register of Interface of out Type o					
	Behavior of Register/Buffer				
Initialization of register	Initialization of register by the power-on signal of the VBAT Domain				
Initialization of buffor	Initialization of register by the reset signal of the Always-on Domain				
Initialization of buffer	Initialization of register by RTC reset.				
Bus read	Data in the buffer is read to the bus.				
Bus write	Data is written to the buffer.				
Recall operation	Data is transferred from the register to the buffer.				
Save operation	Data is transferred from the buffer to the register.				



The difference between Type 2 Circuit and Type 3 Circuit is the clock for the recall operation and save operation.

■ Interface circuit type 4

VBAT Domain

FF
(Register)

Peripheral function

Always-on Domain

Sind lemman and lemma

Use this circuit type if the register has to retain data even when the VCC power supply is off.

Table 2-5 Behavior of Register of Interface Circuit Type 4

	Behavior of Register/Buffer
Initialization of register	Initialization of register by the power-on signal of the VBAT Domain
Bus read	Data in the buffer is read to the bus.
Bus write	Directly affects the operation of the VBAT domain.

Circuit Type 4 does not require a recall operation or save operation.



Circuit Connected to Interface Circuit

The major circuits in the VBAT Domain are the RTC, the VBAT port and the buffer register.

The VBAT Domain executes the save operation or the recall operation on the buffer and registers of each circuit together.

(For details of the function of the WTCR20 Register in the following explanation, see "7.5 Control Register (WTCR20)" in chapter RTC Count Block in Timer Part.

■ CREAD/CWRITE

Performs a bulk save/recall operation for the registers shown in Table 2-6 List of Registers Transferred by CWRITE/CREAD, which are included in the RTC circuit.

Table 2-6 List of Registers Transferred by CWRITE/CREAD

		. Itogiotoro iranoron			
No.	Register Name	Reference	No.	Register Name	Reference
1	WTSR	[RTCCAL]	2	WTMIR	[RTCCAL]
3	WTHR	[RTCCAL]	4	WTDR	[RTCCAL]
5	WTDW	[RTCCAL]	6	WTMOR	[RTCCAL]
7	WTYR	[RTCCAL]	8	ALMIR	[RTCCAL]
9	ALHR	[RTCCAL]	10	ALDR	[RTCCAL]
11	ALMOR	[RTCCAL]	12	ALYR	[RTCCAL]
13	WTTR0	[RTCCAL]	14	WTTR1	[RTCCAL]
15	WTTR2	[RTCCAL]	16	Reserved	-
17	WTCR11	[RTCCAL]	18	WTCR10	[RTCCAL]
17	WICKII	[KTCCAL]	10	(bit0 only)	[KTCCAL]
19	WTCR21	[RTCCAL]			

For the function of each register, see [RTCCAL], which stands for Chapter RTC Count Block in Timer Part.

The interface circuit type for registers No.1 to No.17 and No. 19 is type 2.

For WTCR10 register of No. 18, this register has different types of bits of interface circuit. Bit:0 ST is type2. Bit:2 RUN is type4. Except bit0,2 of this register bits are normal register bits that are not affected by VBAT domain.

A save operation is started if 1 is written to RTC setting save control bit (CWRITE) in the WTCR20 Register. This save operation is called a CWRITE operation.

A recall operation is started if 1 is written to RTC setting recall control bit (CREAD) in the WTCR20 Register. This recall operation is called a CREAD operation.

The subclock is used as the transfer clock.

The RTC transfers 1 byte of data for one transfer clock.

In one CREAD/CWRITE operation, the RTC transfers data of registers in sequence from No.1 to No.19 shown in Table 2-6.

Since the registers are 19 bytes in total, the data transfer ends as 19 transfer clocks elapse.

Special notes are provided for the save operation and recall operation. See the notes in 3. Explanation of RTC Count Block Operation and Examples of Setting Procedures in RTC Count Block of Timer Part.






The save data is output from the buffer at a falling edge of the transfer clock and is written to the register at a rising edge of the transfer clock.

Three transfer clocks are required for preprocessing before the start of a transfer and three transfer clocks are also required for postprocessing after the end of a transfer.

CREAD operation waveform



The recall data is output from the register at a rising edge of the transfer clock and is written to the buffer at a falling edge of the transfer clock.

Three transfer clocks are required for preprocessing before the start of a transfer and three transfer clocks are also required for postprocessing after the end of a transfer.



■ PWRITE/PREAD

Performs a bulk save/recall operation for the registers shown in Table 2-7, which are included in the VBAT port circuit.

Table 2-7 List of Registers Transferred by PWRITE/PREAD

No.	Register Name	Reference	No.	Register Name	Reference
1	WTCAL0	[RTCCLK]	2	WTCAL1	[RTCCLK]
3	WTCALEN	[RTCCLK]	4	WTDIV	[RTCCLK]
5	WTDIVEN	[RTCCLK]	6	WTCALPRD	[RTCCLK]
7	WTCOSEL	[RTCCLK]	8	CCS	2.3 32 kHz Oscillation Circuit
9	CCB	2.3 32 kHz Oscillation Circuit	10	Reserved	-
11	BOOST	2.3 32 kHz Oscillation Circuit	12	WTOSCCNT	2.3 32 kHz Oscillation Circuit
13	VBPFR	2.6 VBAT I/O Ports	14	VBPCR	2.6 VBAT I/O Ports
15	VBDDR	2.6 VBAT I/O Ports	16	VBPZR	2.6 VBAT I/O Ports
17	VBDOR	2.6 VBAT I/O Ports			

For the function of each register, see [RTCCLK], which stands for Chapter RTC Clock Control Block in Timer Part, and "2.6 VBAT I/O Ports" and "2.3 32 kHz Oscillation Circuit" in this chapter.

The interface circuit type for registers No.1 to No.17 of the VBAT port circuit is type 3.

A save operation is started if 1 is written to bit5 in the WTCR20 Register. This save operation is called a PWRITE operation.

A recall operation is started if 1 is written to bit4 in the WTCR20 Register. This recall operation is called a PREAD operation.


The transfer clock is created by dividing PCLK2 by the value of the VB_CLKDIV Register.


The RTC transfers 1 byte of data for one transfer clock.

In one PREAD/PWRITE operation, the RTC transfers data of registers in sequence from No.1 to No.17 shown in Table 2-7.

Since the registers of the VBAT port circuit are 17 bytes in size, the data transfer ends as 17 transfer clocks elapse.








The save data is output from the buffer at a falling edge of the transfer clock and is written to the register at a rising edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer.

- PREAD operation waveform



The recall data is output from the register at a rising edge of the transfer clock and is written to the buffer at a falling edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer and one transfer clock is also required for postprocessing after the end of a transfer.



■ BWRITE/BREAD

The backup registers refer to the 32-byte register area from BREG00 to BREG1F.

For the functions of the backup registers, see "2.5 Backup Registers".

The interface circuit type for the backup registers is type 3.

A save operation is started if 1 is written to Back up register save control bit (BWRITE) in the WTCR20 Register. This save operation is called a BWRITE operation.

A recall operation is started if 1 is written to Back up register recall control bit (BREAD) in the WTCR20 Register. This recall operation is called a BREAD operation.

The transfer clock is created by dividing PCLK2 by the value of the VB_CLKDIV Register.


The RTC transfers 1 byte of data for one transfer clock.

In one BREAD/BWRITE operation, the RTC transfers data of registers in sequence from BREG00 to BREG1F.

The RTC starts the transfer from BREG00. The transfer destination or the transfer source is shifted to the next register whenever one transfer clock elapses.

Since the backup register of the FM4 Family is 32 bytes in size, the data transfer ends as 32 transfer clocks elapse.


BWRITE operation waveform



The save data is output from the buffer at a falling edge of the transfer clock and is written to the register at a rising edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer.

- BREAD operation waveform



The recall data is output from the register at a rising edge of the transfer clock and is written to the buffer at a falling edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer and one transfer clock is also required for postprocessing after the end of a transfer.



■ Allowed transfer combination

Though it should be checked that the TRANS bit in the WTCR0 Register is 0 before the start of a recall operation or of a save operation, the transfers in a combination with the "o" mark in the following table can be executed exceptionally.

	CREAD	CWRITE	PREAD	PWRITE	BREAD	BWRITE
CREAD		×	×	×	0	0
CWRITE	×		×	×	0	0
PREAD	×	×		×	0	0
PWRITE	×	×	×		0	0
BREAD	0	0	0	0		×
BWRITE	0	0	0	0	×	

[&]quot;o" indicates that the transfers in that combination can be executed simultaneously.

■ Notes on description

In the peripheral manuals of the FM4 Family, a read access and a write access to a register of interface circuit type 2 or of interface circuit type 3 are defined as follows.

Read access: A recall operation is executed and then data in the buffer is read.

Write access: A recall operation is executed to update the entire buffer. Afterward, the part in the buffer corresponding to the data of the write access is replaced with such data, and then a save operation is executed.

■ Usage Precautions

- Execute CREAD/CWRITE under the following frequency condition: PCLK2 (APB2 bus clock) ≥ 1
 MHz
- During the save operation and recall operation, it is prohibited to access any buffer other than the transfer flag bit (TRANS).
- Set the VB_CLKDIV Register to a value that makes the transfer clock for PREAD, PWRITE,
 BREAD and BWRITE generated by dividing PCLK2 become 1 MHz or below.
- When an RTC interrupt occurs, read the transfer completion flag bit (TRANS) of the control register
 10 (WTCR10). If it is 1, wait until it becomes "0", and then access the interrupt flag register.

[&]quot;x" indicates that the transfers in that combination cannot be executed simultaneously.



2.2 RTC

The RTC of the FM4 Family is a calendar circuit with a 32 kHz frequency compensation function.

Overview of RTC Functions

The RTC has the following functions.

- Clock function
- Alarm function
- Timer function
- Frequency compensation function

Configuration of RTC

For details of the functions of the RTC, see Chapter "RTC Count Block" in Timer Part.



2.3 32 kHz Oscillation Circuit

The 32 kHz oscillation circuit is an oscillation circuit exclusively for the crystal oscillator for the clock, and creates the subclock.

Overview of Functions of 32 kHz Oscillation Circuit

The 32 kHz oscillation circuit has the following functions.

- Oscillation current switch function
- Oscillation boost function
- Clock generator cooperative operation function
- Oscillation current switch function

The amplifier circuit of the 32 kHz oscillation circuit is driven by a constant current source.

The current value of the constant current source can be controlled by the value of the CCS Register.

■ Oscillation boost function

In the case of the crystal oscillator for the clock, it takes longer time for the oscillation frequency to stabilize.

The oscillation stabilization time can be shortened by increasing the current supplied to the amplifier circuit for a certain period of time after the start of oscillation.

During the period from the start of oscillation to the end of the oscillation boost time set in the BOOST Register, the current the constant current source supplies is the current value set in the CCB Register.

After the above period has elapsed, the current the constant current source supplies switches to the

After the above period has elapsed, the current the constant current source supplies switches to the current value set in the CCS Register.

If a current value larger than the one set in the CCS Register is set in the CCB Register, the oscillation boost function can work effectively.

If not using the oscillation boost function, set in the CCB Register a value same as the one set in the CCS Register.

■ Clock generator cooperative operation function

The SOSCNTL bit in the WTOSCCNT Register enables or disables the cooperative operation between the 32 kHz oscillation circuit and the clock generator belonging to the CPU Domain.

With the cooperative operation enabled, the 32 kHz oscillation of this circuit stops when the CPU transits to stop mode or deep standby stop mode.

If the cooperative operation is disabled, the 32 kHz oscillation of this circuit does not stop regardless of the operation mode of the CPU.

Notes:

- The 32 kHz oscillation circuit in the VBAT Domain does not have the oscillation stabilization wait function or the clock failure detection function. Enable the clock cooperative function and use the clock failure detection function of the CPU Domain.
- The appropriate amount of current flowing to the amplifier circuit varies depending on the characteristic (ESR) and load capacitance (CL) of the oscillator connected to the VBAT Domain.
 Select an appropriate amount of current by performing a matching evaluation between the VBAT Domain and the crystal oscillator.
- If using the RTC with a backup power supply for the VBAT Domain instead of the VCC power supply, disable the cooperative operation with the clock generator.
- After the 32 kHz oscillation of this circuit has started, do not update the CCB Register or the CCS Register.



Application of 32 kHz Oscillation Circuit

See "5 Procedure for Setting 32 kHz Clock" for details of application.

Registers used for 32 kHz Oscillation Circuit

bit	31 - 24	23 - 16	15 - 8	7 - 0	Initial Value	Attribute
	Reserved	Reserved	Reserved	VB_CLKDIV	0x00000007	R/W
	Reserved	Reserved	Reserved	WTOSCCNT	0x0000001	R/W
	Reserved	Reserved	Reserved	CCS	0x00000008	R/W
	Reserved	Reserved	Reserved	CCB	0x00000010	R/W
	Reserved	Reserved	Reserved	BOOST	0x00000003	R/W
	Reserved	Reserved	Reserved	EWKUP	0x00000000	R/W
	Reserved	Reserved	Reserved	VDET	0x00000080	R/W
	Reserved	Reserved	Reserved	HIBRST	0x00000000	R/W

The interface circuit types for the above registers are type 1 and type 3 and type 4.

The save operation and recall operation of the 32 kHz oscillation circuit are PWRITE and PREAD respectively.



2.4 Power-on Circuit

The FM4 Family has a power-on circuit independent of the VCC power supply pin detecting the power-on of the VBAT Domain.

Overview of Function of Power-on Circuit

The power-on circuit in the VBAT Domain has the following function.

VBAT power supply pin rising edge detection function

While the power-on circuit is outputting the power-on signal, Power-on bit (PON) in the VDET Register reads 1.

The power-on signal keeps being asserted until 0 is written to Power-on bit (PON) in the VDET Register.

The power-on signal and the value of Power-on bit (PON) in the VDET Register are not affected by turning on and off of the VCC power supply.

If the power-on circuit in the VBAT Domain is initialized according to the following flow, while a peripheral function is initialized at a VCC rising edge, the initialization of the VBAT Domain that is in operation is skipped and the RTC continues running.




Figure 2-6 Flow of Power-on Judgment and Initialization of VBAT Power Domain

Notes:

- The power-on circuit in the VBAT Domain does not have the VBAT power supply pin low voltage detection function. (The FM4 Family does not have the VBAT power supply pin low voltage detection function.)
- While the power-on signal is being asserted, the values of the registers of the VBAT Domain (RTC, 32 kHz oscillation circuit, VBAT I/O port control circuit, backup registers) are fixed at their respective initial values. Before setting these circuits, write "0" to Power-on bit (PON) in the VDET Register to clear the power-on signal.



2.5 Backup Registers

The FM4 Family has 32-byte backup registers retaining data with the VBAT power supply.

Overview of Function of Backup Registers

A backup register retains values written to it while power is being supplied to the VBAT power supply pin.

The backup register is reset by the power-on circuit immediately after the VBAT power supply has been turned on.

As the application of the VBAT power supply can be checked by reading the value of Power-on bit (PON) in the VDET Register, initialize the backup register with a program whenever necessary.

Configuration of Backup Register and Method of Accessing Backup Register

The interface circuit type for the backup register is type 3.

For details, see "2.1 Interfacing with Always-on Domain".

The data transfer between a backup register and a data retention register is a batch transfer of data of all areas.

Update data according to the following procedure.

- 1. Set the VB_CLKDIV Register to a value that makes the transfer clock become 1 MHz or below.
- 2. Recall (BREAD) data from the data retention register to the buffer register.

If 1 is written to Back up register recall control bit (BREAD) in the WTCR20 Register, the recall operation starts and Transfer flag bit (TRANS) in the WTCR10 Register becomes 1. If the recall operation ends, Transfer flag bit (TRANS) in the WTCR10 becomes 0.

3. Modify the content of the buffer register.

The buffer register allows random read access and random write access.

4. Save data in the buffer register to the data retention register.

If 1 is written to Back up register save control bit (BWRITE) in the WTCR20 Register, the save operation starts and Transfer flag bit (TRANS) in the WTCR10 Register becomes 1. If the save (BWRITE) operation ends, Transfer flag bit (TRANS) becomes 0.

- * If the power supply of the Always-on Domain is turned off, data of the buffer register is lost. Therefore, always transfer data retained in the buffer register to the data retention register by executing a save (BWRITE) operation.
- * While transferring data to the data retention register (Transfer flag bit (TRANS) in the WTCR10 Register is 1), do not access the buffer register.
- * If the Always-on Domain has been reset during the data transfer or the VCC power supply is turned off, the integrity of the data of the data retention register cannot be guaranteed.



Details of Backup Registers

■ List of backup registers

bit	31 - 24	23 - 16	15 - 8	7 - 0	Initial Value	Attribute
	BREG03	BREG02	BREG01	BREG00	0x00000000	R/W
	BREG07	BREG06	BREG05	BREG04	0x00000000	R/W
	BREG0B	BREG0A	BREG09	BREG08	0x00000000	R/W
	BREG0F	BREG0E	BREG0D	BREG0C	0x00000000	R/W
	BREG13	BREG12	BREG11	BREG10	0x00000000	R/W
	BREG17	BREG16	BREG15	BREG14	0x00000000	R/W
	BREG1B	BREG1A	BREG19	BREG18	0x00000000	R/W
	BREG1F	BREG1E	BREG1D	BREG1C	0x00000000	R/W

The interface circuit type for the above registers is type 3.

The save operation and recall operation of the backup registers are BWRITE and BREAD respectively.

The backup registers retain data with the VBAT pin power supply.

They can be accessed by byte access, halfword access and word access.



2.6 VBAT I/O Ports

The FM4 Family has four I/O ports assigned to the VBAT Domain. These I/O ports (VBAT I/O ports) are controlled by the port control circuit (VBAT port control circuit) of the VBAT Domain, and continues operating even when the VCC power supply is turned off. The VBAT port control circuit is independent of the port control circuit explained in Chapter I/O Port in FM4 Family Peripheral Manual. The addresses of registers of the VBAT port control circuit are mapped to an area different the one to which the addresses of registers of the port control circuit are mapped.

Overview of Function of VBAT I/O Ports

The VBAT I/O ports keep operating as long as the VBAT power supply is turned on, even when the VCC power supply is turned off.

The VBAT I/O ports do not have the relocate function.

Configuration of VBAT I/O Ports

The registers of the VBAT port control circuit select the I/O direction, and the function of an I/O port between GPIO port and peripheral function I/O pin.

For the configuration of the VBAT I/O ports, see Figure 2-1 in chapter I/O Port. (For registers having the same function, substitute an actual register name for the one used in Figure 2-1.)

Table 2-8 shows a register list and explains the function of each register.

Table 2-8 Register List and Register Function

Register Name	Function
VBPFR[5:4]	This is a register setting whether to use a VBAT I/O port as a special pin (for oscillation) or as a digital I/O pin.
VBPFR[3:0]	This is a register setting whether to use a VBAT I/O port as a GPIO port or as a peripheral function I/O pin.
VDDCDia-01	With a VBAT I/O port used as a digital input pin or as a digital bidirectional pin, this is a register setting whether to
VBPCR[3:0]	connect or disconnect the pull-up resistor of a VBAT I/O port.
	With a VBAT I/O port used as a GPIO port, this is a register setting whether to use that GPIO port as an input pin or
VBDDR[3:0]	as an output pin.
	Note: If a VBAT I/O port is used as a peripheral function I/O pin, the setting of this register becomes invalid.
	This is a register reading the level of a VBAT I/O port.
VDDIDI3:01	 If a VBAT I/O port is used as a digital input pin, this register reads the input level.
VBDIR[3:0]	 If a VBAT I/O port is used as a digital output pin, this register reads the output level.
	- If a VBAT I/O port is used as a special pin, this register always reads 0.
	With a VBAT I/O port used as a GPIO output pin, this is a register setting the output level.
	- If a bit in VBDOR[3:0] is set to 0, a GPIO output pin outputs L level.
VBDOR[3:0]	- If a bit in VBDOR[3:0] is set to 1, a GPIO output pin outputs H level.
	Note: If a VBAT I/O port is used as a GPIO input pin or as a peripheral function I/O pin, the setting of this register
	becomes invalid.
	This is a register controlling the open drain of a VBAT I/O port.
	- If a VBAT I/O port outputs L level, I/O Port is set to L level output. (The pull-up resistor is disconnected regardless of the
	setting of the PCR Register.)
VBPZR[1:0]	- If a VBAT I/O port outputs H level, I/O Port is set to Hi-Z, and the open drain is controlled in pseudo manner. (The pull-up
	resistor is disconnected regardless of the setting of the PCR Register.)
	- If a VBAT I/O port is used as an input port, I/O Port is set to Hi-Z, and their I/O direction changes to the input direction. (The
	pull-up resistor is disconnected regardless of the setting of the PCR Register.)



The interface circuit type of the VBDIR Register is type 4. The interface circuit type of the other registers are type 3.

The save operation and recall operation of the 32 kHz oscillation circuit are PWRITE and PREAD respectively. (register of interface circuit type 3)

Note:

The settings of the I/O Port Control Registers (PFR4[6:9], PCR4[6:9], DDR4[6:9], DDR4[6:9], DDR4[6:9], PZR4[6:9]) have no effect on the operations of the VBAT I/O ports.

Initial Settings of VBAT I/O Ports

Table 2-9 shows the respective initial states of the VBAT I/O ports.

Pin **Initially Selected Function** No. This pin can be used as an oscillation pin. (The oscillation has stopped.) 1 P46/X0A The digital input has been cut off and 0 has been input to this pin. This pin can be used as an oscillation pin. (The oscillation has stopped.) 2 P47/X1A The digital input has been cut off and 0 has been input to this pin. 3 P48/VREGCTL This is a digital input pin. The output is open drain. P49/VWAKEUP This is a digital input pin. The output is open drain. 4

Table 2-9 Initial States of VBAT I/O Ports.

The VBAT I/O ports remain in their respective states described in Table 2-9 while the VBAT power-on circuit is resetting the VBAT Domain.

Procedure for Setting VBAT I/O Ports

- In the case of using 32 kHz oscillation circuit
 See "5 Procedure for Setting 32 kHz Clock" for different setting procedures.
- In the case of controlling hibernation

 See "4 Hibernation Control" for the setting procedure as well as the procedure for setting I/O.
- In the case of using VBAT I/O port as GPIO port
 For the setting method, refer to "Chapter 12: I/O Port" in FM4 Family Peripheral Manual.

 (For registers having the same function, substitute an actual register name for the one used in that chapter.)



Registers of VBAT I/O Ports

■ List of registers of VBAT I/O ports

bit

31 - 24	23 - 16	15 - 8	7 - 0	Initial Value	Attribute
Reserved	Reserved	Reserved	VBPFR	0x0000001C	R/W
Reserved	Reserved	Reserved	VBPCR	0x00000000	R/W
Reserved	Reserved	Reserved	VBDDR	0x00000000	R/W
Reserved	Reserved	Reserved	VBDIR	0x000000XX	R
Reserved	Reserved	Reserved	VBDOR	0x0000000F	R/W
Reserved	Reserved	Reserved	VBPZR	0x00000003	R/W

Configuration of Registers of VBAT I/O Ports and Method of Accessing those Registers The interface circuit type for the VBAT I/O port registers is type 3.

For details, see "2.1 Interfacing with Always-on Domain".

The data transfer between a buffer register and a VBAT I/O port register is a batch transfer of data of all areas.

Update data according to the following procedure.

- 1. Set the VB_CLKDIV Register to a value that makes the transfer clock become 1 MHz or below.
- 2. Recall data from the VBAT I/O port retention register to the buffer register.

If 1 is written to VBAT PORT recall control bit (PREAD) in the control register 20(WTCR20), the recall operation starts and transfer flag bit(TRANS) in the control register 10(WTCR10) becomes 1.

If the recall operation ends, the TRANS bit becomes 0.

3. Modify the content of the buffer register.

The buffer register allows random read access and random write access.

4. Save data in the buffer register to the VBAT I/O port register.

If 1 is written to VBAT PORT save control bit(PWRITE) in the control register 20(WTCR20), the save operation starts and Transfer flag bit(TRANS) in the control register(WTCR10) becomes 1. If the save operation ends, the TRANS bit becomes 0.

- Modifying new data in the buffer register alone does not change the state of a VBAT I/O port pin.
 To change a VBAT I/O port register value (pin state), execute a save operation to transfer data in a buffer register corresponding to that VBAT I/O port register to that VBAT I/O port register.
- While transferring data to the data retention register (TRANS bit in the WTCR10 Register is 1), do not access the buffer register.
- If the Always-on Domain has been reset during the data transfer or the VCC power supply is turned off, the integrity of the data of the data retention register cannot be guaranteed.



3. Chip Power Supply Control

This section explains details of applying and cutting off chip power supply.

Table of Combinations of VCC Power Supply and VBAT Power Supply

Table 3-1 shows the respective states of the VCC power supply and the VBAT power supply.

Table 3-1 Combination of VCC Power Supply State and VBAT Power Supply State

	VBAT Power Supply on VE			
VCC power supply on	Normal operation	This combination is prohibited.		
VCC power supply off	Only the VBAT Domain continues operating.	Stop of operation		

Driving VBAT Power Supply and VCC Power Supply with Same Power Supply

■ Transition of power supply state

If the VBAT power supply and the VCC power supply are driven by the same power supply, the chip power supply state transits between "normal operation" and "stop of operation" shown in Table 3-1.

When driving the VBAT power supply and the VCC power supply with the same power supply, initialize the VBAT Domain whenever applying the VCC power supply.




Figure 3-1 Example of driving VBAT power supply with VCC power supply

If not using the backup power supply for the VBAT power supply, connect the VBAT power supply pin directly to the VCC power supply pin outside the chip.

If the VBAT power supply pin is directly connected to the VCC power supply pin, the prohibited combination of "VCC power supply on and VBAT power supply off" can be avoided.



Driving VBAT Power Supply with battery

■ Transition of power supply state

Figure 3-2 shows how the state of power supply transits when a battery is used as the VBAT power supply. Figure 3-3 shows the respective waveforms of circuits.

Power-on bit (PON) in the VDET Register indicates whether the system power supply has been turned on for the first time.

If the system power supply has been turned on for the first time, do the settings of the circuits in the VBAT Domain

6 Removal of battery


Stop of operation


1 Insertion of battery

Only the VBAT Domain continues operating.

2 System power supply on (1st time)
4 System power supply on (2nd time and later)

Figure 3-2 Transition of States with Battery used as VBAT Power Supply







■ Examples of power supply configuration

Figure 3-4 Example of Using Primary Battery as Backup Power Supply





Figure 3-5 Example of Using Secondary Battery as Backup Power Supply



The diode and resistor inside the dotted line box trickle charges the secondary battery.

When setting the resistance, check whether the secondary battery used can be trickle charged, and the maximum current of trickle charging.

If the secondary battery used cannot be trickle charged, use it the same as a primary battery.

Notes:

- Turn off the system power supply before inserting or removing a battery.
- If a primary battery is used as the backup power supply, it is not recommended to connect the system power supply to the backup power supply through a diode.



4. Hibernation Control

This section shows an example of circuit configuration for controlling off-chip power gating through the microcontroller and an example of the sequence of controlling off-chip gating through the microcontroller.

Overview of Hibernation Control

Hibernation control turns on or off the VCC power supply (for both Always-on Domain and CPU Domain) by controlling the standby function of the on-board regulator through the VBAT Domain.

To execute hibernation control, supply the VBAT pin with a backup power supply other than the VCC power supply (system power supply).


Below are the two sources for making the microcontroller return from the hibernation state.

- Alarm interrupt of the RTC
- Wakeup request to the P49/VWAKEUP pin (A request is made at a rising edge.)

To use the alarm interrupt of the RTC to make the microcontroller return from the hibernation state, keep the 32 kHz oscillation operating even when the VCC power supply is off.

External Connection Examples of FM4 Family

Figure 4-1 Example of External Connection with Input Voltage (VI) of On-board Regulator Lower than 5.5 V



Many on-board regulators enter the standby state when their "STBY" input is L level.

The P48/VREGCTL pin of the VBAT I/O ports is 5 V tolerant and is a pseudo-open drain pin.

Connect the P48/VREGCTL to the "STBY" input of the on-board regulator, and connect a pull-up resistor to the input voltage (VI) of the on-board regulator


Table 4-1 shows how the on-board regulator operates when the standby signal of the system is buffered by an open collector buffer, and the buffered standby signal and the P48/VREGCTL are connected by a wired OR logic circuit.



Table 4-1 Operation of On-board Regulator

SYS_STBY	VREGCTL = L	VREGCTL = H		
"L"	Standby mode	Standby mode		
"H"	Standby mode	Normal operation mode		

Figure 4-2 Example of External Connection with Input Voltage (VI) of On-board Regulator Higher than 5.5 V



If the input voltage of the on-board regulator is higher than 5.5 V, the standby pin of the on-board regulator cannot be directly controlled by the P48/VREGCTL pin.

Execute buffering with an open collector buffer whose voltage resistance is higher than the input voltage of the on-board regulator.



Block Configuration of Hibernation Controller

The hibernation controller is part of the RTC circuit. Figure 4-3 shows the configuration of the hibernation controller.




Figure 4-3 Hibernation Controller

Example of Hibernation Operation Flow

Figure 4-4 shows the hibernation operation flow.

Stop of operation

Normal operation

Return to normal operation

Hibernation state

Start of hibernation

Figure 4-4 Example of Hibernation Operation Flow



- Initial settings of hibernation operation
 Below are the initial settings required for the hibernation operation.
 - Alarm setting of the RTC

For the method of setting the alarm, refer to "CHAPTER: RTC Count Block" in FM4 Family PERIPHERAL MANUAL Timer Part.

- Setting of the P49/VWAKEUP pin
 Write "1" to the VPFR1 bit in the VBPFR Register.
- Setting of the P48/VREGCTL pin

Write "1" to the VPFR0 bit in the VBPFR Register.

The CPU core can transit to the hibernation state even when the alarm setting of the RTC and the setting of the P49/WAKEUP pin are not done.

If the CPU core transits to the hibernation state with both settings not done, it cannot return to the normal operation state.

- Setting of hibernation start
- With both alarm interrupt of the RTC and wakeup (P49/VWAKEUP pin) cleared, if 1 is written to bit0 in the HIBRST Register, the P48/VREGCTL pin becomes 0, the on-board regulator transits to the standby state and the VCC power supply is turned off.
- Judging return from hibernation state and operations after return from hibernation state

 If an alarm interrupt of the RTC or a wakeup request occurs, the P48/VREGCTL pin becomes 1, the
 on-board regulator returns from the standby state and the VCC power supply is turned on.

If the VCC power supply is turned on, the CPU core executes the normal power-on operation.

To judge whether the CPU core has returned from the hibernation state, check whether the following three conditions are met.

- The VBAT Domain has been powered on (Power-on bit (PON) in the VDET Register).
- The alarm interrupt of the RTC has occurred (Alarm coincidence flag bit (INTALI) in the WTCR12 Register).
- A wakeup up request has been made (Wakeup request bit (WUP0) in the EWKUP Register).

Notes:

- The P48/VREGCTL pin becomes "0" immediately after 1 has been written to Hibernation start bit (HIBRST) in the HIBRST Register.
- Complete all operations for turning off the VCC power supply before witting 1 to Hibernation start bit (HIBRST) in the HIBRST Register.
- In the hibernation operation, the VCC power supply is assumed to be tuned off with the control of P48/VREGCTL pin.
 - When the on-board regulator is not directly controlled with P48/VREGCTL pin at debugging, turn off the VCC power supply once by manual operation.



5. Procedure for Setting 32 kHz Clock

This section explains recommended sequences of setting the 32 kHz oscillation circuit when using the RTC.

Features of 32 kHz Oscillation Circuit in VBAT Domain

With the 32 kHz oscillation circuit incorporated in the VBAT Domain, even when the CPU Domain and the Always-on Domain are turned off, the 32 kHz oscillation circuit can continue operating and the RTC can continue counting the time.

Linking with Clock Control Circuit


If the 32 kHz oscillation circuit in the VBAT Domain is linked with the clock control circuit is executed, the VBAT Domain becomes compatible with the FM3 Family.

In addition, with the 32 kHz oscillation circuit in the VBAT Domain linked with the clock control circuit and the VCC power supply turned off, if the CPU transits to deep standby mode or deep standby stop mode as the VCC power supply is turned on, the 32 kHz oscillation automatically stops.

If the 32 kHz clock is only used as the clock for subrun mode, power consumption of the backup power supply can be reduced by linking the 32 kHz oscillation circuit with the clock control circuit.

- Example of setting procedure
- (1) Set VBAT I/O Port to use the 32k oscillation circuit.
- (2) Set an appropriate current value for the current that is to flow to the oscillation amplifier circuit.
- (3) Set the oscillation boost time.
- (4) Enable the cooperative operation with the clock control circuit.


In addition, enable the oscillation.






■ Examples of operation

No backup power supply is used.



 The backup power supply is used, and the 32 kHz oscillation circuit is linked with the clock control circuit.






Not Linking with Clock Control Circuit

If always using the backup power supply to keep the RTC operating, do not link the 32 kHz oscillation circuit with the clock control circuit.


The average power consumption of the entire system can be reduced by executing the following operations: keep only the VBAT operating with the backup power supply, and use the hibernation control of the VBAT Domain or the external circuit to turn off the VCC power supply while processes by the CPU are not necessary.

■ Example of setting procedure

- (1) Set the Register of VBAT I/O Port to use the 32 kHz oscillation circuit.
- (2) Set an appropriate current value for the current that is to flow to the oscillation amplifier circuit.
- (3) Set the oscillation boost time.
- (4) Disable the cooperative operation with the clock control circuit. In addition, enable the oscillation.



■ Examples of operation





Not Linking with Clock Control Circuit but Waiting for Oscillation Stabilization

It is necessary to not link the 32 kHz oscillation circuit with the clock control circuit when always using the backup power supply to keep the RTC operating. Nonetheless, the 32 kHz oscillation circuit and RTC in the VBAT Domain do not have the oscillation stabilization wait function.

When the 32 kHz clock is used only for the RTC, a software timer can be used to count the oscillation stabilization wait time. However, if the 32 kHz clock is also used in subrun mode, the clock oscillation stabilization wait function becomes necessary.


In the above situation, follow the procedure below to enable the oscillation stabilization wait function only at the start of oscillation.

■ Example of setting procedure

Enable the cooperative operation with the clock control circuit and start the oscillation.

After the oscillation stabilization wait time has elapsed, disable the cooperative operation with the clock control circuit.

- (1) Set the Register of VBAT I/O Port to use the 32 kHz oscillation circuit.
- (2) Set an appropriate current value for the current that is to flow to the oscillation amplifier circuit.
- (3) Set the oscillation boost time.
- (4) Enable the cooperative operation with the clock control circuit. In addition, enable the oscillation.
- (5) Wait for the stabilization of the 32 kHz oscillation.
- (6) Disable the cooperative operation with the clock control circuit. (The oscillation keeps being enabled.)






6. Procedure for Setting VBAT I/O Port

- When using VBAT I/O as a general-purpose I/O input
- Setting procedure example


 The following is a setting example of using P46, P47, P48 and P49 all as general-purpose I/O inputs.
- (1) Initiate the VBAT domain (see Figure 2-6).
- (2) Set the general-purpose IO port to use it as the GPIO pin.
- (3) Set the pull-up.
- (4) Set the port output direction to the input direction.
- (5) Transfer the setting value to the VBAT domain.
- (6) Wait until the transfer is completed.






- When using the VBAT I/O as a general-purpose I/O output:
- Setting procedure example

 The following is a setting example of using P46, P47, P48 and P49 all as general-purpose I/O outputs.
- (1) Initiate the VBAT domain (see Figure 2-6).
- (2) Set the general-purpose IO port to use it as the GPIO pin.
- (3) Set the port output direction to the output direction.
- (4) Set the port output data register.
- (5) Set the port pseudo open drain register (only P48 and P49 can be set).
- (6) Transfer the setting value to the VBAT domain.
- (7) Wait until the transfer is completed.





- When using the VBAT I/O as a peripheral function:
- Setting procedure example
 The following is a setting example of using P48 and P49 as peripheral function.
- (1) Initiate the VBAT domain (see Figure 2-6).
- (2) Set the general-purpose IO port to use it as the peripheral function.
- (3) Set the pull-up.
- (4) Set the port pseudo open drain.
- (5) Transfer the setting value to the VBAT domain.
- (6) Wait until the transfer is completed.





7. Registers

This section explains the register list of the VBAT Domain unit.

Table 7-1 shows the registers of the VBAT Domain unit.

Table 7-1 Registers of VBAT Domain Unit.

Abbreviation	Register Name	Reference
VB_CLKDIV	VB_CLKDIV Register	7.1
WTOSCCNT	WTOSCCNT Register	7.2
CCS/CCB	CCS/CCB Register	7.3
BOOST	BOOST Register	7.4
EWKUP	EWKUP Register	7.5
HIBRST	HIBRST Register	7.6
VDET	VEDT Register	7.7
VBPFR	Port Function Set Register	7.8
VBPCR	Pull-up Set Register	7.9
VBDDR	Port I/O Direction Set Register	7.10
VBDIR	Port I/O Data Register	7.11
VBDOR	Port Output Data Register	7.12
VBPZR	Port Pseudo-Open Drain Set Register	7.13

The registers and buffers which exist in always on domain in Table 7-1 Registers of VBAT Domain Unit., except VBDIR, VDET and EWKUP, are cleared by a system reset or RTC reset. Therefore, the save operation must be performed after the value is set again or the recall operation is performed.



7.1 VB_CLKDIV Register

VB_CLKDIV register set the frequency of transfer clock when the buck-up register and port register are transferred simultaneously.

bit	7	6	5	4	3	2	1	0
Field	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0
Attribute	R/W							
Initial value	0	0	0	0	0	1	1	1

The interface circuit type for this register is type 1.

[bit7:0] DIV[7:0]: Transfer clock set bits for PREAD, PWRITE, BREAD, BWRITE

These bits set the transfer clock cycle used in the batch transfer of the backup register and of the port register.

Equation of computing the register value: transfer clock = PCLK / (VB CLKDIV + 2)


(Set these bits to a value that makes the frequency of the transfer clock used in BREAD/BWRITE and PREAD/PWRITE 1 MHz or below.)

*: Do not set the DIV7 to DIV0 bits to 0x00 and 0xFF.



7.2 WTOSCCNT Register

WTOSCCNT Register specifies the operation of 32 kHz Oscillation circuit.



The interface circuit type for this register is type 3.

[bit7:2] Reserved: Reserved bits

These bits read 0b000000.

In a write access to these bits, write 0b000000 to them.

[bit1] SOSCNTL: Cooperative operation control bit

This bit enables or disables the cooperative operation between the 32 kHz oscillation circuit and the clock control circuit.

bit		Description	
Reading		A read access reads the value of this bit.	
Writing	0	The 32 kHz oscillation circuit operates independently as VBAT Dmain. (Initial value)	
	1	The 32 kHz oscillation circuit is linked with the clock control circuit.	

[bit0] SOSCEX: Oscillation enable bit

This bit enables or disables the operation of the oscillation circuit when the 32 kHz oscillation circuit operates independently as VBAT Domain.

If the 32 kHz oscillation circuit is linked with the clock control circuit, this bit cannot control the operation of the oscillation circuit.


bit		Description	
Reading		A read access reads the value of this bit.	
Writing	0	Starts the oscillation.	
	1	Stops the oscillation. (Initial value)	



7.3 CCS/CCB Register

CCS Register sets the current value when the oscillation sustains.


CCB Register sets the boost current at the oscillation start.



The interface circuit type for this register is type 3.

[bit7:0] CCS: Oscillation sustain current set bits

These bits set the value of current for sustaining oscillation.



The interface circuit type for this register is type 3.

[bit7:0] CCB: Oscillation boost current set bits

These bits set the value of boost current at the start of oscillation.

Table 7-2 shows the relationship between the settings of the CCS/CCB Register and the current values.


Table 7-2 Relationship between settings of CCS/CCB Register and current values

CCS/CCB	Current value (Type)	Remark
00000000	(0 n 1)	Setting the CCS/CCB Register to this value is prohibited if the 32 kHz
	(0 nA)	oscillation is enabled.
0000001	Undefined	Setting prohibited
0000001x	Undefined	Setting prohibited
000001xx	385 nA	
00001xxx	445 nA	(Initial value of CCS Register)
0001xxxx	510 nA	(Initial value of CCB Register)
	Undefined	Setting prohibited
01xxxxxx	Undefined	Setting prohibited
1xxxxxxx	Undefined	Setting prohibited



7.4 BOOST Register

BOOST Register sets the clock value of oscillation boost.



The interface circuit type for this register is type 3.

[bit7:2] Reserved: Reserved bits

These bits read 0b000000.

In a write access to these bits, write 0b000000 to them.

[bit1:0] BOOST1, BOOST0: Oscillation boost time set bits

These bits set the number of clocks for oscillation boost.

Table 7-3 Settings of oscillation boost time


BOOST1	BOOST0	Oscillation boost time
1	1	500 ms [Initial value]
1	0	250 ms
0	1	125 ms
0	0	62.5 ms

After the oscillation boost time elapses, the oscillation boost operation is resumed, when a value different from the BOOST register value retained by the VBAT power (backup power) is transferred by PWRITE. Thus, if the oscillation boost operation is not required, transfer the same value as the BOOST register value retained by the VBAT power (backup power).



7.5 EWKUP Register

EWKUP Register displays and clears the request state of the wakeup.



The interface circuit type for this register is type 4.

[bit7:1] Reserved: Reserved bits

These bits read "0b0000000".

In a write access to these bits, write 0b0000000 to them.

[bit0] WUP0: Wakeup request bit

bit		Description	
Reading	0	The VBAT Domain has accepted no wakeup request.	
	1	The VBAT Domain has accepted a wakeup request.	
Writing	0	The VBAT Domain clears a wakeup request.	
	1	Writing "1" to this bit has no effect on operation.	

The wakeup request function is enabled if Port function of P49/VWAKEUP pin set bit (VPFR1) in VBPFR register is set to "1".


With the wakeup request function enabled, if the VBAT Domains detects a rising edge of the P49/VWAKEUP pin, it accepts a wakeup request and makes an RTC interrupt to the interrupt control circuit.

The wakeup request can be accepted at the 7th PCLK cycle from the wakeup request clear or later. To clear a register in VBAT Domain, 7 PCLK cycles are required. So, if the standby mode or external reset is entered before 7 PCLK cycles have elapsed, the wakeup request is not accepted because PCLK is stopped.



7.6 HIBRST Register

HIBRST Register sets the hibernation start.



The interface circuit type for this register is type 1.

[bit7:1] Reserved: Reserved bits

These bits read 0b0000000.

In a write access to these bits, write 0b0000000 to them.

[bit0] HIBRST: Hibernation start bit


bit		Description				
Reading		A read access reads the value of this bit.				
Writing	0	This bit can write 0. But it has no effect on the hibernation operation.				
vviiding	1	Starts the hibernation.				

The hibernation can be started if VPFR0 bit in Port Function Setup Register (VBPFR) is set to 1.



7.7 VDET Register

VDET Register indicates the state of power-on circuit and clears the power-on signal.



The interface circuit type for this register is type 4.

[bit7] PON: Power-on bit

This bit indicates the state of the power-on circuit and clears the power-on signal.

bit		Description
Donding 0		Indicates that the initialization signal of the power-on circuit has been cleared.
Reading	1	Indicates that the power-on circuit has output the initialization signal.
Writing	0	Clears the power-on signal.
vviiting	1	Writing 1 to this bit has no effect on operation.

[bit6:0] Reserved: Reserved bits

These bits read 0b0000000.

In a write access to these bits, write 0b0000000 to them.



7.8 Port Function Set Register (VBPFR)

VBPFR Register selects the usage of pins.

bit	7	6	5	4	3	2	1	0
Field	Reserved		SPSR1	SPSR0	VPFR3	VPFR2	VPFR1	VPFR0
Attribute	-		R/W	R/W	R/W	R/W	R/W	R/W
Initial value	-		0	1	1	1	0	0

The interface circuit type for this register is type 3.

[bit7:6] Reserved: Reserved bits

These bits read 0b00.

In a write access to these bits, write 0b00 to them.

[bit5:4] SPSR1, SPSR0: Oscillation pin function set bits

bit5	bit4	Function
0	0	The P46 and P47 pins are used as digital (GPIO) pins.
0	1	The P46 and P47 pins are used as 32 kHz oscillation pins. [Initial value]
1	0	The P46 and P47 pins are used as digital (GPIO) pins.
1	4	The P46 pin is used as an external clock input pin.
1	'	The P47 pin is used as a digital (GPIO) pin.

[bit3] VPFR3: Port function of P46/X0A pin set bit

[bit2] VPFR2: Port function of P47/X1A pin set bit

bit		Description				
Reading		A read access reads the value of this bit.				
	0	The pin corresponding to the VPFR3 bit or to the VPFR2 bit is used as a GPIO port.				
Writing	1	The pin corresponding to the VPFR3 bit or to the VPFR2 bit is used as an I/O pin of a peripheral				
	'	function. (Initial value)				

[bit1] VPFR1: Port function of P49/VWAKEUP pin set bit

[bit0] VPFR0: Port function of P48/VREGCTL pin set bit

bit		Description
Reading		A read access reads the value of this bit.
Mriting	0	The pin corresponding to the VPFR1/VPFR0 bit is used as a GPIO port. [Initial value]
Writing	1	The pin corresponding to the VPFR1/VPFR0 bit is used as an I/O pin of a peripheral function.



VBPFR[5:2] setting combinations are as shown in Table 7-4.

Table 7-4 VBPFR[5:2] Setting Combinations.

	VBPFR[5]	VBPFR[4]	VBPFR[3]	VBPFR[2]
GPIO	0	0	0	0
32kHz oscillation	0	1	-	-
GPIO	1	0	0	0
P46 external clock input	1	1	1	0

To use the 32 kHz oscillation circuit, set the function setting bit (VBPFR[5:4]) of the oscillation pin to 0b01. This enables the 32 kHz oscillation circuit to be used without depending on VBPFR[3:2].

To use P46/X0A as an external clock, set VBPFR[5:2] to 0b1110, and then input an external clock from P46/X0A. In this case, P47 can be used as the GPIO pin.



7.9 Pull-up Set Register (VBPCR)

VBPCR Register sets the pull-up of pins.

bit	7	6	5	4	3	2	1	0
Field		Rese	rved		VPCR3	VPCR2	VPCR1	VPCR0
Attribute	-				R/W	R/W	R/W	R/W
Initial value		-			0	0	0	0

The interface circuit type for this register is type 3.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VPCR3: P46/X0A pin pull-up set bit

[bit2] VPCR2: P47/X1A pin pull-up set bit

[bit1] VPCR1: P49/VWAKEUP pin pull-up set bit

[bit0] VPCR0: P48/VREGCTL pin pull-up set bit

bit		Description				
Reading		A read access reads the value of this bit. (Initial value = 0)				
	0	The pull-up resistor of the pin corresponding to the VPCR3/VPCR2/VPCR1/VPCR0 bit is				
	U	disconnected from the pin.				
Writing	1	If the pin corresponding to the VPCR3/VPCR2/VPCR1/VPCR0 bit is in the input state (either				
VVIIIIIII		GPIO function or peripheral function), the pull-up resistor is connected to the pin.				
		If the pin corresponding to the VPCR3/VPCR2/VPCR1/VPCR0 bit is in the output state, the				
		pull-up resistor is disconnected from the pin.				



7.10 Port I/O Direction Set Register (VBDDR)

VBDDR Register sets the I/O direction of pins.

bit	7	6	5	4	3	2	1	0
Field		Rese	rved		VDDR3	VDDR2	VDDR1	VDDR0
Attribute	-				R/W	R/W	R/W	R/W
Initial value		-			0	0	0	0

The interface circuit type for this register is type 3.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VDDR3: Port direction of P46/X0A pin set bit

[bit2] VDDR2: Port direction of P47/X1A pin set bit

[bit1] VDDR1: Port direction of P49/VWAKEUP pin set bit

[bit0] VDDR0: Port direction of P48/VREGCTL pin set bit

bit		Description				
Reading		A read access reads the value of this bit. [Initial value = 0]				
		The GPIO port is used as an input port.				
	0	If the pin corresponding to the VDDR3/VDDR2/VDDR1/VDDR0 bit is used as an I/O pin of a				
Mriting		peripheral function, the setting of the VDDR3/VDDR2/VDDR1/VDDR0 bit is ignored.				
Writing	1	The GPIO port is used as an output port.				
		If the pin corresponding to the VDDR3/VDDR2/VDDR1/VDDR0 bit is used as an I/O pin of a				
		peripheral function, the setting of the VDDR3/VDDR2/VDDR1/VDDR0 bit is ignored.				



7.11 Port Input Data Register (VBDIR)

VBDIR Register indicates the input data of pins.

bit	7	6	5	4	3	2	1	0
Field		Rese	rved		VDIR3	VDIR2	VDIR1	VDIR0
Attribute	-				R	R	R	R
Initial value		-			Х	X	Х	x

The interface circuit type for this register is type 4.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VDIR3: Port input data of P46/X0A pin bit

[bit2] VDIR2: Port input data of P47/X1A pin bit

[bit1] VDIR1: Port input data of P49/VWAKEUP pin bit

[bit0] VDIR0: Port input data of P48/VREGCTL pin bit

bit		Description
Reading	0	Regardless of the pin function settings (VBPFR[3:0], VBDDR and VBDOR Registers), this bit indicates that the pin is in the L level input state or the L level output state. If the P46 and P47 pins are used as special function pins according to the settings of the SPSR1 and SPSR0(bit[5:4]) in the VBPFR Register, this bit always reads 0 as the input is blocked.
	1	Regardless of the pin function settings (VBPFR[3:0], VBDDR and VBDOR Registers), this bit indicates that the pin is in the H level input state or the H level output state.
Writing		Writing a value to this bit has no effect on operation.



7.12 Port Output Data Register (VBDOR)

VBDOR Register sets the data output to pins.

bit	7	6	5	4	3	2	1	0
Field	Reserved			VDOR3	VDOR2	VDOR1	VDOR0	
Attribute		-			R/W	R/W	R/W	R/W
Initial value		-			1	1	1	1

The interface circuit type for this register is type 3.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VDOR3: Port output data of P46/X0A pin bit

[bit2] VDOR2: Port output data of P47/X1A pin bit

[bit1] VDOR1: Port output data of P49/VWAKEUP pin bit

[bit0] VDOR0: Port output data of P48/VREGCTL pin bit

bit		Description				
Reading		A read access reads the value of this bit. (Initial value = 1)				
14/35	0	Outputs L level to the GPIO port. If the pin is used as an input pin or as a peripheral function I/O pin, the setting of this bit is ignored.				
Writing	1	Outputs H level to the GPIO port. If the pin is used as an input pin or as a peripheral function I/O pin, the setting of this bit is ignored.				



7.13 Port Pseudo-Open Drain Set Register (VBPZR)

VBPZR Register sets the port pseudo-open drain of a pin.



The interface circuit type for this register is type 3.

[bit7:2] Reserved: Reserved bits

These bits read 0b000000.

In a write access to these bits, write 0b000000 to them.

[bit1] VPZR1: P49/VWAKEUP pin pseudo-open drain set bit

[bit0] VPZR0: P48/VREGCTL pin pseudo-open drain set bit

bit		Description		
Reading		A read access reads the value of this bit. [Initial value = 1]		
Mriting	0	If digital H level is output from a GPIO port or a peripheral macro, the pin becomes H level.		
Writing	1	If digital H level is output from a GPIO port or a peripheral macro, the pin becomes Hi-Z. The pull-up resistor is disconnected regardless of the setting of the PCR Register.		



8. Usage Precautions

Note the following when using the backup power supply.

- Charging a primary battery or overcharging a secondary battery may cause battery leakage or fire.
 Check the features of the battery to be used before deciding the configuration of the circuit around the battery.
- The hibernation control function cannot be used if the on-board regulator has no standby pin. To control the hibernation, select a product that has a standby pin.

CHAPTER 7-2: VBAT Domain(A)



CHAPTER 7-3: VBAT Domain(B)



This chapter explains the functions and operations of the VBAT power domain(B).

- 1. Overview of VBAT Domain
- 2. Configuration of VBAT Domain
- 3. Chip Power Supply Control
- 4. Hibernation Control
- 5. Procedure for Setting 32 kHz Clock
- 6. Procedure for Setting VBAT I/O Port
- 7. Registers
- 8. Usage Precautions



1. Overview of VBAT Domain

The power consumed while the RTC is in operation can be reduced by using the VBAT power supply pin, which provides independent power supply for the RTC (calendar circuit) and the 32 kHz oscillator.

Configuration of Power Supply Domain

This family consists of the following three power supply domains.

■ CPU Domain

This domain consists of the following circuits.

- CPU
- On-chip Flash memory
- On-chip SRAM*
- Peripheral functions

This domain receives power supply from the VCC power supply pin. The power supply is cut off in deep standby RTC mode and deep standby stop mode.

*: SRAM0, SRAM1, and SRAM2 are provided and SRAM2 can be set to keep data.

■ Always-ON Domain

This domain consists of the following circuits.

- On-chip regulator
- Power management circuit
- Port circuit
- Main oscillation circuit and I/O Port
- RTC(control function, Timer)

This domain receives power supply from the VCC power supply pin.

The VCC power supply pin receives power from the system power supply (on-board regulator).

■ VBAT Domain

This domain consists of the following circuits.

- RTC (Calendar function)
- 32 kHz oscillation circuit
- Power-on circuit
- Backup registers
- Port circuit

This domain always receives power supply from the VBAT power supply pin.

The VBAT power supply pin receives power from a backup power supply (such as a battery) and the system power supply.



On-chip Power Gating

In deep standby RTC mode and deep standby stop mode, this family cuts off the power supply for the CPU Domain by using the power switch function built in the chip.

The Always-ON Domain keeps the power supply on even in deep standby RTC mode and deep standby stop mode.

For details of deep standby RTC mode and deep standby stop mode, see Chapter "Low Power Consumption Mode".

Off-chip Power Gating

If the system power supply supplying power to the VCC pin of this family is cut off, the power supply for the CPU Domain and that for the Always-on Domain are cut off.

In this situation, the power supply for the VBAT Domain can remain on if a backup power supply supplies power to the VBAT Domain.

The on-board regulator, which controls the system power supply with an alarm time set in the RTC or with a signal input from an external pin, can be turned on or off.




Figure 1-1 Power Supply Configuration of FM4 Family




2. Configuration of VBAT Domain

This section explains the internal configuration of the VBAT Domain.

Internal Configuration of VBAT Domain

Figure 2-1 shows the internal configuration of the VBAT Domain and the connection between the VBAT Domain and the Always-on Domain.

Figure 2-1 Internal Configuration of VBAT Domain and Connection between VBAT Domain and Always-on Domain



■ RTC (Calendar function)

This is a calendar circuit with the frequency compensation function. It is not include Timer function.

■ 32 kHz oscillation circuit (32K OSC)

This is an oscillation circuit that can be connected to a (32768 Hz) crystal oscillator for clocks.

■ Power-on circuit (PON)

This detects the power-on of the VBAT Domain and generates the circuit initialization signal.

■ Backup register

This 32-byte register retains data while power is being supplied to the VBAT power supply pin.

■ VBAT I/O ports (P46 to 49, Port Control)

They are I/O ports driven by power supplied from the VBAT power supply pin.

The control circuit for the VBAT I/O ports is independent of the control circuit for other than I/O ports except P46 to P49.



2.1 Interfacing with Always-on Domain

This section explains the methods of interfacing the VBAT Domain withe the Always-on Domain.

Overview of Interfacing

The VBAT Domain is driven by the 32 kHz oscillation circuit or a clock divided from PCLK.

Therefore, if an internal bus is directly connected to a register belonging to the VBAT Domain, a bus master such as the CPU is made to wait when accessing such register.

The FM4 Family has the following two mechanisms to prevent an access from being made to wait.

- A buffer is built in the Always-on Domain. An access from an internal bus is directed to that buffer.
- Data is transferred between the buffer of the Always-on Domain and the register of the VBAT Domain.

In the documents of the FM4 Family, data transfer operations between the buffer of the Always-on Domain and the register of the VBAT Domain are called as stated below.

- Recall: data transfer from the register of the VBAT Domain to the buffer of the Always-on Domain
- Save: data transfer from the buffer of the Always-on Domain to the register of the VBAT Domain

Since data written to the buffer is erased if the VCC power supply is off, save the data in the register of the VBAT Domain while the VCC power supply is on.

Immediately after the VCC power is turned on or when a reset occurs in the Always ON domain, the buffer value is initialized by an Always ON domain reset signal.

Therefore, before reading data from the buffer, execute a recall operation to restore data retained in the register while the VBAT power supply (backup power supply) was on to the buffer.

The calendar data of the RTC in the buffer is not automatically updated.

Before reading the time data from the buffer, execute the recall operation to transfer the time data saved in the register of the VBAT Domain to the buffer.



Types of Interface Circuit

There are four types of interface circuit as shown in Table 2-1.

Table 2-1 Types of Interface Circuit


Circuit Type	Always-on Domain	VBAT Domain	Transfer Clock	Figure Number
Type 1	FF available	FF unavailable	=	Figure 2-2
Type 2	FF available	FF available	32 kHz	Figure 2-3
Type 3	FF available	FF available	PCLK2 (divided)	Figure 2-4
				Figure 2-5
Type 4	FF unavailable	FF available		Configuration of
Type 4			-	Interface Circuit
				Type 4

A signal sent from the Always-on Domain to the VBAT Domain is clipped to the VSS by the level shifter and the isolator when the Always-on Domain is powered off.

This function enables the following operations to be executed when the Always-on Domain is powered off: continuing the operation of the calendar function and alarm function of the RTC, holding the pin states of the VBAT I/O ports, retaining data in the backup registers.

■ Interface circuit type 1

Figure 2-2 Configuration of Interface Circuit Type 1



Use this circuit type if the register does not have to retain data when the VCC power supply is off.


Table 2-2 Behavior of Register of Interface Circuit Type 1

	Behavior of Register						
Initialization of register	Initialization of register by the reset signal of the Always-on Domain						
Due road	The state of the control circuit (Always-on Domain) and that of the peripheral circuit						
Bus read	(VBAT Domain) can be read directly.						
Due weite	The register directly affects the operations of the control circuit (Always-on Domain) and						
Bus write	those of the peripheral circuit (VBAT Domain).						



■ Interface circuit type 2

Figure 2-3 Configuration of Interface Circuit Type 2




Use this circuit type if the register has to retain data even when the VCC power supply is off.

Table 2-3 Behavior of Register of Interface Circuit Type 2

	Behavior of Register/Buffer				
Initialization of register	Initialization of register by the power-on signal of the VBAT Domain				
Initialization of buffer	Initialization of register by the reset signal of the Always-on Domain				
milialization of buller	For reset factors, see the chapter "RTC Count Block".				
Bus read	Data in the buffer is read to the bus.				
Bus write	Data is written to the buffer.				
Recall operation	Data is transferred from the register to the buffer.				
Save operation	Data is transferred from the buffer to the register.				

■ Interface circuit type 3

Figure 2-4 Configuration of Interface Circuit Type 3



Use this circuit type if the register has to retain data even when the VCC power supply is off.


Table 2-4 Behavior of Register of Interface Circuit Type 3

iable 2 1 Zonavior of Regional of Interface of Cart Type o						
	Behavior of Register/Buffer					
Initialization of register	Initialization of register by the power-on signal of the VBAT Domain					
Initialization of buffer	Initialization of register by the reset signal of the Always-on Domain					
milialization of buller	Initialization of register by RTC reset.					
Bus read	Data in the buffer is read to the bus.					
Bus write	Data is written to the buffer.					
Recall operation	Data is transferred from the register to the buffer.					
Save operation	Data is transferred from the buffer to the register.					



The difference between Type 2 Circuit and Type 3 Circuit is the clock for the recall operation and save operation.

■ Interface circuit type 4



Use this circuit type if the register has to retain data even when the VCC power supply is off.

Table 2-5 Behavior of Register of Interface Circuit Type 4

Behavior of Register/Buffer			
Initialization of register	Initialization of register by the power-on signal of the VBAT Domain		
Bus read	Data in the buffer is read to the bus.		
Bus write	Directly affects the operation of the VBAT domain.		

Circuit Type 4 does not require a recall operation or save operation.



Circuit Connected to Interface Circuit

The major circuits in the VBAT Domain are the RTC(Calendar function), the VBAT port and the buffer register.

The VBAT Domain executes the save operation or the recall operation on the buffer and registers of each circuit together.

(For details of the function of the WTCR20 Register in the following explanation, see "7.5 Control Register (WTCR20)" in chapter RTC Count Block in Timer Part.

■ CREAD/CWRITE

Performs a bulk save/recall operation for the registers shown in Table 2-6 List of Registers Transferred by CWRITE/CREAD, which are included in the RTC circuit.

No. **Register Name** Reference No. **Register Name** Reference WTSR [RTCCAL] 2 WTMIR [RTCCAL] 3 WTHR [RTCCAL] 4 WTDR [RTCCAL] WTDW [RTCCAL] 6 **WTMOR** [RTCCAL] 7 WTYR [RTCCAL] 8 **ALMIR** [RTCCAL] [RTCCAL] 9 **ALHR** [RTCCAL] 10 **ALDR** 11 **ALMOR** [RTCCAL] 12 **ALYR** [RTCCAL] 14 WTCR11 13 Reserved [RTCCAL] WTCR10 15 [RTCCAL] (bit0 only)

Table 2-6 List of Registers Transferred by CWRITE/CREAD

For the function of each register, see [RTCCAL], which stands for Chapter RTC Count Block in Timer Part.

The interface circuit type for registers No.1 to No.14 is type 2.

For WTCR10 register of No.15, this register has different types of bits of interface circuit. Bit:0 ST is type2. Bit:2 RUN is type4. Except bit0,2 of this register bits are normal register bits that are not affected by VBAT domain.

A save operation is started if 1 is written to RTC setting save control bit (CWRITE) in the WTCR20 Register. This save operation is called a CWRITE operation.

A recall operation is started if 1 is written to RTC setting recall control bit (CREAD) in the WTCR20 Register. This recall operation is called a CREAD operation.

The subclock is used as the transfer clock.

The RTC transfers 1 byte of data for one transfer clock.


In one CREAD/CWRITE operation, the RTC transfers data of registers in sequence from No.1 to No.15 shown in Table 2-6.

Since the registers are 15 bytes in total, the data transfer ends as 15 transfer clocks elapse.

Special notes are provided for the save operation and recall operation. See the notes in 3. Explanation of RTC Count Block Operation and Examples of Setting Procedures in RTC Count Block of Timer Part.




CWRITE operation waveform



The save data is output from the buffer at a rising edge of the transfer clock and is written to the register at a falling edge of the transfer clock.

Three transfer clocks are required for preprocessing before the start of a transfer and two transfer clocks are also required for postprocessing after the end of a transfer.

- CREAD operation waveform



The recall data is output from the register at a rising edge of the transfer clock and is written to the buffer at the end of all data transfer.

Three transfer clocks are required for preprocessing before the start of a transfer and two transfer clocks are also required for postprocessing after the end of a transfer.



■ PWRITE/PREAD

Performs a bulk save/recall operation for the registers shown in Table 2-7, which are included in the VBAT port circuit.

Table 2-7 List of Registers Transferred by PWRITE/PREAD

No.	Register Name	Reference	No.	Register Name	Reference
1	WTCAL0	[RTCCLK]	2	WTCAL1	[RTCCLK]
3	WTCALPRD	[RTCCLK]	4	WTCALEN	[RTCCLK]
5	WTCOSEL	[RTCCLK]	6	ccs	2.3 32 kHz Oscillation Circuit
7	Reserved	-	8	WTOSCCNT	2.3 32 kHz Oscillation Circuit
9	VBPFR	2.6 VBAT I/O Ports	14	VBPCR	2.6 VBAT I/O Ports
11	VBDDR	2.6 VBAT I/O Ports	12	VBPZR	2.6 VBAT I/O Ports
13	VBDOR	2.6 VBAT I/O Ports			

For the function of each register, see [RTCCLK], which stands for Chapter RTC Clock Control Block in Timer Part, and 2.6 VBAT I/O Ports and 2.3 32 kHz Oscillation Circuit in this chapter.

The interface circuit type for registers No.1 to No.13 of the VBAT port circuit is type 3.

A save operation is started if 1 is written to VBAT PORT recall control bit (PWRITE) in the WTCR20 Register. This save operation is called a PWRITE operation.

A recall operation is started if 1 is written to VBAT PORT recall control bit (PREAD) in the WTCR20 Register. This recall operation is called a PREAD operation.


The transfer clock is created by dividing PCLK2 by the value of the VB_CLKDIV Register.

The RTC transfers 1 byte of data for one transfer clock.

In one PREAD/PWRITE operation, the RTC transfers data of registers in sequence from No.1 to No.13 shown in Table 2-7.

Since the registers of the VBAT port circuit are 13 bytes in size, the data transfer ends as 13 transfer clocks elapse.






The save data is output from the buffer at a falling edge of the transfer clock and is written to the register at a rising edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer.

- PREAD operation waveform



The recall data is output from the register at a rising edge of the transfer clock and is written to the buffer at a falling edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer and one transfer clock is also required for postprocessing after the end of a transfer.



■ BWRITE/BREAD

The backup registers refer to the 32-byte register area from BREG00 to BREG1F.

For the functions of the backup registers, see 2.5 Backup Registers.

The interface circuit type for the backup registers is type 3.

A save operation is started if 1 is written to Back up register save control bit (BWRITE) in the WTCR20 Register. This save operation is called a BWRITE operation.

A recall operation is started if 1 is written to Back up register recall control bit (BREAD) in the WTCR20 Register. This recall operation is called a BREAD operation.

The transfer clock is created by dividing PCLK2 by the value of the VB_CLKDIV Register.


The RTC transfers 1 byte of data for one transfer clock.

In one BREAD/BWRITE operation, the RTC transfers data of registers in sequence from BREG00 to BREG1F.

The RTC starts the transfer from BREG00. The transfer destination or the transfer source is shifted to the next register whenever one transfer clock elapses.

Since the backup register of the FM4 Family is 32 bytes in size, the data transfer ends as 32 transfer clocks elapse.


BWRITE operation waveform



The save data is output from the buffer at a falling edge of the transfer clock and is written to the register at a rising edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer.

- BREAD operation waveform



The recall data is output from the register at a rising edge of the transfer clock and is written to the buffer at a falling edge of the transfer clock.

One transfer clock is required for preprocessing before the start of a transfer and one transfer clock is also required for postprocessing after the end of a transfer.



■ Allowed transfer combination

Though it should be checked that the TRANS bit in the WTCR0 Register is 0 before the start of a recall operation or of a save operation, the transfers in a combination with the "o" mark in the following table can be executed exceptionally.

	CREAD	CWRITE	PREAD	PWRITE	BREAD	BWRITE
CREAD		×	×	×	0	0
CWRITE	×		×	×	0	0
PREAD	×	×		×	0	0
PWRITE	×	×	×		0	0
BREAD	0	0	0	0		×
BWRITE	0	0	0	0	×	

[&]quot;o" indicates that the transfers in that combination can be executed simultaneously.

■ Notes on description

In the peripheral manuals of the FM4 Family, a read access and a write access to a register of interface circuit type 2 or of interface circuit type 3 are defined as follows.

Read access: A recall operation is executed and then data in the buffer is read.

Write access: A recall operation is executed to update the entire buffer. Afterward, the part in the buffer corresponding to the data of the write access is replaced with such data, and then a save operation is executed.

■ Usage Precautions

- Do not access the buffer during a save operation or a recall operation. It is not possible to identify
 whether correct data has been saved while accessing the buffer during a save operation, neither is
 it possible to identify whether correct data has been read while accessing the buffer during a recall
 operation.
- Set the VB_CLKDIV Register to a value that makes the transfer clock for PREAD, PWRITE,
 BREAD and BWRITE generated by dividing PCLK2 become 1 MHz or below.

[&]quot;x" indicates that the transfers in that combination cannot be executed simultaneously.



2.2 RTC

The RTC of the FM4 Family is a calendar circuit with a 32 kHz frequency compensation function.

Overview of RTC Functions

The RTC has the following functions.

- Clock function
- Alarm function
- Timer function (It exists in Always on domain)
- Frequency compensation function

Configuration of RTC

For details of the functions of the RTC, see Chapter RTC Count Block in Timer Part.



2.3 32 kHz Oscillation Circuit

The 32 kHz oscillation circuit is an oscillation circuit exclusively for the crystal oscillator for the clock, and creates the subclock.

Overview of Functions of 32 kHz Oscillation Circuit

The 32 kHz oscillation circuit has the following functions.

- Oscillation current switch function (It exists in Always on domain)
- Oscillation boost function (It exists in Always on domain)
- Clock generator cooperative operation function

Oscillation current switch function

The amplifier circuit of the 32 kHz oscillation circuit is driven by a constant current source.

The current value of the constant current source can be controlled by the value of the CCS Register.

■ Oscillation boost function

In the case of the crystal oscillator for the clock, it takes longer time for the oscillation frequency to stabilize

The oscillation stabilization time can be shortened by increasing the current supplied to the amplifier circuit for a certain period of time after the start of oscillation.

During the period from the start of oscillation to the end of the oscillation boost time set in the BOOST Register, the current the constant current source supplies is the current value set in the CCB Register. After the above period has elapsed, the current the constant current source supplies switches to the current value set in the CCS Register.

If a current value larger than the one set in the CCS Register is set in the CCB Register, the oscillation boost function can work effectively.

If not using the oscillation boost function, set in the CCB Register a value same as the one set in the CCS Register.

■ Clock generator cooperative operation function

The SOSCNTL bit in the WTOSCCNT Register enables or disables the cooperative operation between the 32 kHz oscillation circuit and the clock generator belonging to the CPU Domain.

With the cooperative operation enabled, the 32 kHz oscillation of this circuit stops when the CPU transits to stop mode or deep standby stop mode.

If the cooperative operation is disabled, the 32 kHz oscillation of this circuit does not stop regardless of the operation mode of the CPU.

Notes:

- The 32 kHz oscillation circuit does not have the oscillation stabilization wait function or the clock failure detection function. Enable the clock cooperative function and use the clock failure detection function of the CPU Domain.
- The appropriate amount of current flowing to the amplifier circuit varies depending on the characteristic (ESR) and load capacitance (CL) of the oscillator connected to the VBAT Domain.
 Select an appropriate amount of current by performing a matching evaluation between the VBAT Domain and the crystal oscillator.
- If using the RTC with a backup power supply for the VBAT Domain instead of the VCC power supply, disable the cooperative operation with the clock generator.
- After the 32 kHz oscillation of this circuit has started, do not update the CCB Register or the CCS Register.



Application of 32 kHz Oscillation Circuit

See 5 Procedure for Setting 32 kHz Clock for details of application.

Registers Used for 32 kHz Oscillation Circuit

TYPE1-M4, TYPE2-M4, TYPE3-M4 products

bit	31 - 24	23 - 16	15 - 8	7 - 0	Initial Value	Attribute
	Reserved	Reserved	Reserved	VB_CLKDIV	0x00000007	R/W
	Reserved	Reserved	Reserved	WTOSCCNT	0x00000001	R/W
	Reserved	Reserved	Reserved	ccs	0x00000008	R/W
	Reserved	Reserved	Reserved	CCB	0x00000010	R/W
	Reserved	Reserved	Reserved	BOOST	0x00000003	R/W
	Reserved	Reserved	Reserved	EWKUP	0x00000000	R/W
	Reserved	Reserved	Reserved	VDET	0x00000080	R/W
	Reserved	Reserved	Reserved	HIBRST	0x00000000	R/W

TYPE4-M4 products

bit	31 - 24	23 - 16	15 - 8	7 - 0	Initial Value	Attribute
	Reserved	Reserved	Reserved	VB_CLKDIV	0x00000007	R/W
	Reserved	Reserved	Reserved	WTOSCCNT	0x00000001	R/W
	Reserved	Reserved	Reserved	CCS	0x000000CE	R/W
	Reserved	Reserved	Reserved	ССВ	0x000000CE	R/W
	Reserved	Reserved	Reserved	BOOST	0x00000003	R/W
	Reserved	Reserved	Reserved	EWKUP	0x00000000	R/W
	Reserved	Reserved	Reserved	VDET	0x00000080	R/W
	Reserved	Reserved	Reserved	HIBRST	0x00000000	R/W

The interface circuit types for the above registers are type 1 and type 3 and type 4.

The save operation and recall operation of the 32 kHz oscillation circuit are PWRITE and PREAD respectively.



2.4 Power-on Circuit

The FM4 Family has a power-on circuit independent of the VCC power supply pin detecting the power-on of the VBAT Domain.

Overview of Function of Power-on Circuit

The power-on circuit in the VBAT Domain has the following function.

VBAT power supply pin rising edge detection function

While the power-on circuit is outputting the power-on signal, Power-on bit (PON) in the VDET Register reads 1.

The power-on signal keeps being asserted until 0 is written to Power-on bit (PON) in the VDET Register.

The power-on signal and the value of Power-on bit (PON) in the VDET Register are not affected by turning on and off of the VCC power supply.

If the power-on circuit in the VBAT Domain is initialized according to the following flow, while a peripheral function is initialized at a VCC rising edge, the initialization of the VBAT Domain that is in operation is skipped and the RTC continues running.

VBAT Init

VDET[7] == 1

Yes

Write "0" to VDET:PON

Initialization of VBAT Domain

End

Figure 2-6 Flow of Power-on Judgment and Initialization of VBAT Power Domain

Notes:

- The power-on circuit in the VBAT Domain does not have the VBAT power supply pin low voltage detection function. (The FM4 Family does not have the VBAT power supply pin low voltage detection function.)
- While the power-on signal is being asserted, the values of the registers of the VBAT Domain (RTC, 32 kHz oscillation circuit, VBAT I/O port control circuit, backup registers) are fixed at their respective initial values. Before setting these circuits, write 0 to Power-on bit (PON) in the VDET Register to clear the power-on signal.



2.5 Backup Registers

The FM4 Family has 32-byte backup registers retaining data with the VBAT power supply.

Overview of Function of Backup Registers

A backup register retains values written to it while power is being supplied to the VBAT power supply pin.

The backup register is reset by the power-on circuit immediately after the VBAT power supply has been turned on.

As the application of the VBAT power supply can be checked by reading the value of Power-on bit (PON) in the VDET Register, initialize the backup register with a program whenever necessary.

Configuration of Backup Register and Method of Accessing Backup Register

The interface circuit type for the backup register is type 3.

For details, see 2.1 Interfacing with Always-on Domain.

The data transfer between a backup register and a data retention register is a batch transfer of data of all areas.

Update data according to the following procedure.

- 1. Set the VB_CLKDIV Register to a value that makes the transfer clock become 1 MHz or below.
- 2. Recall (BREAD) data from the data retention register to the buffer register.

If 1 is written to Back up register recall control bit (BREAD) in the WTCR20 Register, the recall operation starts and Transfer flag bit (TRANS) in the WTCR10 Register becomes 1. If the recall operation ends, Transfer flag bit (TRANS) in the WTCR10 becomes 0.

3. Modify the content of the buffer register.

The buffer register allows random read access and random write access.

4. Save data in the buffer register to the data retention register.

If 1 is written to Back up register save control bit (BWRITE) in the WTCR20 Register, the save operation starts and Transfer flag bit (TRANS) in the WTCR10 Register becomes 1. If the save (BWRITE) operation ends, Transfer flag bit (TRANS) becomes 0.

- * If the power supply of the Always-on Domain is turned off, data of the buffer register is lost. Therefore, always transfer data retained in the buffer register to the data retention register by executing a save (BWRITE) operation.
- * While transferring data to the data retention register (Transfer flag bit (TRANS) in the WTCR10 Register is 1), do not access the buffer register.
- * If the Always-on Domain has been reset during the data transfer or the VCC power supply is turned off, the integrity of the data of the data retention register cannot be guaranteed.



Details of Backup Registers

■ List of backup registers

bit	31 - 24	23 - 16	15 - 8	7 - 0	Initial Value	Attribute
	BREG03	BREG02	BREG01	BREG00	0x00000000	R/W
	BREG07	BREG06	BREG05	BREG04	0x00000000	R/W
	BREG0B	BREG0A	BREG09	BREG08	0x00000000	R/W
	BREG0F	BREG0E	BREG0D	BREG0C	0x00000000	R/W
	BREG13	BREG12	BREG11	BREG10	0x00000000	R/W
	BREG17	BREG16	BREG15	BREG14	0x00000000	R/W
	BREG1B	BREG1A	BREG19	BREG18	0x00000000	R/W
	BREG1F	BREG1E	BREG1D	BREG1C	0x00000000	R/W

The interface circuit type for the above registers is type 3.

The save operation and recall operation of the backup registers are BWRITE and BREAD respectively.

The backup registers retain data with the VBAT pin power supply.

They can be accessed by byte access, halfword access and word access.



2.6 VBAT I/O Ports

The FM4 Family has four I/O ports assigned to the VBAT Domain. These I/O ports (VBAT I/O ports) are controlled by the port control circuit (VBAT port control circuit) of the VBAT Domain, and continued operating even when the VCC power supply is turned off. The VBAT port control circuit is independent of the port control circuit explained in Chapter I/O Port in FM4 Family Peripheral Manual. The addresses of registers of the VBAT port control circuit are mapped to an area different the one to which the addresses of registers of the port control circuit are mapped.

Overview of Function of VBAT I/O Ports

The VBAT I/O ports keep operating as long as the VBAT power supply is turned on, even when the VCC power supply is turned off.

The VBAT I/O ports do not have the relocate function.

Configuration of VBAT I/O Ports

The registers of the VBAT port control circuit select the I/O direction, and the function of an I/O port between GPIO port and peripheral function I/O pin.

For the configuration of the VBAT I/O ports, see Figure 2-1 in chapter I/O Port. (For registers having the same function, substitute an actual register name for the one used in Figure 2-1.)

Table 2-8 shows a register list and explains the function of each register.

Table 2-8 Register List and Register Function

Register Name	Function			
VBPFR[5:4]	This is a register setting whether to use a VBAT I/O port as a special pin (for oscillation) or as a digital I/O pin.			
VBPFR[3:0]	This is a register setting whether to use a VBAT I/O port as a GPIO port or as a peripheral function I/O pin.			
\/DDCD[3.0]	With a VBAT I/O port used as a digital input pin or as a digital bidirectional pin, this is a register setting whether to			
VBPCR[3:0]	connect or disconnect the pull-up resistor of a VBAT I/O port.			
	With a VBAT I/O port used as a GPIO port, this is a register setting whether to use that GPIO port as an input pin or			
VBDDR[3:0]	as an output pin.			
	Note: If a VBAT I/O port is used as a peripheral function I/O pin, the setting of this register becomes invalid.			
	This is a register reading the level of a VBAT I/O port.			
\/DDID[3:0]	- If a VBAT I/O port is used as a digital input pin, this register reads the input level.			
VBDIR[3:0]	- If a VBAT I/O port is used as a digital output pin, this register reads the output level.			
	- If a VBAT I/O port is used as a special pin, this register always reads 0.			
	With a VBAT I/O port used as a GPIO output pin, this is a register setting the output level.			
	- If a bit in VBDOR[3:0] is set to 0, a GPIO output pin outputs L level.			
VBDOR[3:0]	- If a bit in VBDOR[3:0] is set to 1, a GPIO output pin outputs H level.			
	Note: If a VBAT I/O port is used as a GPIO input pin or as a peripheral function I/O pin, the setting of this register			
	becomes invalid.			
	This is a register controlling the open drain of a VBAT I/O port.			
	- If a VBAT I/O port outputs L level, I/O Port is set to L level output. (The pull-up resistor is disconnected regardless of the			
VBPZR[1:0]	setting of the PCR Register.)			
	- If a VBAT I/O port outputs H level, I/O Port is set to Hi-Z, and the open drain is controlled in pseudo manner. (The pull-up			
	resistor is disconnected regardless of the setting of the PCR Register.)			
	- If a VBAT I/O port is used as an input port, I/O Port is set to Hi-Z, and their I/O direction changes to the input direction. (The			
	pull-up resistor is disconnected regardless of the setting of the PCR Register.)			



The interface circuit type of the VBDIR Register is type 4. The interface circuit type of the other registers are type 3.

The save operation and recall operation of the 32 kHz oscillation circuit are PWRITE and PREAD respectively. (register of interface circuit type 3)

Note:

The settings of the I/O Port Control Registers (PFR4[6:9], PCR4[6:9], DDR4[6:9], DDR4[6:9], DDR4[6:9], PZR4[6:9]) have no effect on the operations of the VBAT I/O ports.

Initial Settings of VBAT I/O Ports

Table 2-9 shows the respective initial states of the VBAT I/O ports.

No. Pin **Initially Selected Function** This pin can be used as an oscillation pin. (The oscillation has stopped.) P46/X0A 1 The digital input has been cut off and 0 has been input to this pin. This pin can be used as an oscillation pin. (The oscillation has stopped.) 2 P47/X1A The digital input has been cut off and 0 has been input to this pin. 3 P48/VREGCTL This is a digital input pin. The output is open drain. P49/VWAKEUP This is a digital input pin. The output is open drain. 4

Table 2-9 Initial States of VBAT I/O Ports

The VBAT I/O ports remain in their respective states described in Table 2-9 while the VBAT power-on circuit is resetting the VBAT Domain.

Procedure for Setting VBAT I/O Ports

- In the case of using 32 kHz oscillation circuit
 See 5 Procedure for Setting 32 kHz Clock for different setting procedures.
- In the case of controlling hibernation

 See 4 Hibernation Control for the setting procedure as well as the procedure for setting I/O.
- In the case of using VBAT I/O port as GPIO port
 For the setting method, refer to Chapter 12: I/O Port in FM4 Family Peripheral Manual.

(For registers having the same function, substitute an actual register name for the one used in that chapter.)



Registers of VBAT I/O Ports

■ List of registers of VBAT I/O ports

bit

31 - 24	23 - 16	15 - 8	7 - 0	Initial Value	Attribute
Reserved	Reserved	Reserved	VBPFR	0x0000001C	R/W
Reserved	Reserved	Reserved	VBPCR	0x00000000	R/W
Reserved	Reserved	Reserved	VBDDR	0x00000000	R/W
Reserved	Reserved	Reserved	VBDIR	0x000000XX	R
Reserved	Reserved	Reserved	VBDOR	0x0000000F	R/W
Reserved	Reserved	Reserved	VBPZR	0x00000003	R/W

Configuration of Registers of VBAT I/O Ports and Method of Accessing those Registers The interface circuit type for the VBAT I/O port registers is type 3.

For details, see 2.1 Interfacing with Always-on Domain.

The data transfer between a buffer register and a VBAT I/O port register is a batch transfer of data of all areas.

Update data according to the following procedure.

- 1. Set the VB CLKDIV Register to a value that makes the transfer clock become 1 MHz or below.
- 2. Recall data from the VBAT I/O port retention register to the buffer register.

If 1 is written to VBAT PORT recall control bit(PREAD) in the control register 20(WTCR20), the recall operation starts and transfer flag bit(TRANS) in the control register 10(WTCR10) becomes 1.

If the recall operation ends, the TRANS bit becomes 0.

3. Modify the content of the buffer register.

The buffer register allows random read access and random write access.

4. Save data in the buffer register to the VBAT I/O port register.

If 1 is written to VBAT PORT save control bit (PWRITE) in the control register 20(WTCR20), the save operation starts and Transfer flag bit (TRANS) in the control register(WTCR10) becomes 1. If the save operation ends, the TRANS bit becomes 0.

- Modifying new data in the buffer register alone does not change the state of a VBAT I/O port pin.
 To change a VBAT I/O port register value (pin state), execute a save operation to transfer data in a buffer register corresponding to that VBAT I/O port register to that VBAT I/O port register.
- While transferring data to the data retention register (TRANS bit in the WTCR10 Register is 1), do not access the buffer register.
- If the Always-on Domain has been reset during the data transfer or the VCC power supply is turned off, the integrity of the data of the data retention register cannot be guaranteed.



3. Chip Power Supply Control

This section explains details of applying and cutting off chip power supply.

Table of Combinations of VCC Power Supply and VBAT Power Supply

Table 3-1 shows the respective states of the VCC power supply and the VBAT power supply.

Table 3-1 Combination of VCC Power Supply State and VBAT Power Supply State

	VBAT Power Supply on	VBAT Power Supply off	
VCC power supply on	Normal operation	This combination is prohibited.	
VCC power supply off	Only the VBAT Domain continues operating.	Stop of operation	

Driving VBAT Power Supply and VCC Power Supply with Same Power Supply

■ Transition of power supply state

If the VBAT power supply and the VCC power supply are driven by the same power supply, the chip power supply state transits between normal operation and stop of operation shown in .Table 3-1.

When driving the VBAT power supply and the VCC power supply with the same power supply, initialize the VBAT Domain whenever applying the VCC power supply.

On-board regulator

VBAT

VBAT

Always-on

Domain

CPU

Domain

Figure 3-1 Example of Driving VBAT Power Supply with VCC Power Supply

If not using the backup power supply for the VBAT power supply, connect the VBAT power supply pin directly to the VCC power supply pin outside the chip.

If the VBAT power supply pin is directly connected to the VCC power supply pin, the prohibited combination of "VCC power supply on and VBAT power supply off" can be avoided.



Driving VBAT Power Supply with battery

■ Transition of power supply state

Figure 3-2 shows how the state of power supply transits when a battery is used as the VBAT power supply. Figure 3-3 shows the respective waveforms of circuits.

Power-on bit (PON) in the VDET Register indicates whether the system power supply has been turned on for the first time.

If the system power supply has been turned on for the first time, do the settings of the circuits in the VBAT Domain.

6 Removal of battery

Stop of operation

1 Insertion of battery

Only the VBAT Domain continues operating.

2 System power supply off
5 System power supply off
Normal operation


Normal operation

1 Insertion of battery

2 System power supply on (1st time)

4 System power supply on (2nd time and later)

Figure 3-3 Example of Waveforms for Using Battery





■ Examples of power supply configuration

Figure 3-4 Example of Using Primary Battery as Backup Power Supply





Figure 3-5 Example of Using Secondary Battery as Backup Power Supply



The diode and resistor inside the dotted line box trickle charges the secondary battery.

When setting the resistance, check whether the secondary battery used can be trickle charged, and the maximum current of trickle charging.

If the secondary battery used cannot be trickle charged, use it the same as a primary battery.

Notes:

- Turn off the system power supply before inserting or removing a battery.
- If a primary battery is used as the backup power supply, it is not recommended to connect the system power supply to the backup power supply through a diode.



4. Hibernation Control

This section shows an example of circuit configuration for controlling off-chip power gating through the microcontroller and an example of the sequence of controlling off-chip gating through the microcontroller.

Overview of Hibernation Control

Hibernation control turns on or off the VCC power supply (for both Always-on Domain and CPU Domain) by controlling the standby function of the on-board regulator through the VBAT Domain.

To execute hibernation control, supply the VBAT pin with a backup power supply other than the VCC power supply (system power supply).


Below are the two sources for making the microcontroller return from the hibernation state.

- Alarm interrupt of the RTC
- Wakeup request to the P49/VWAKEUP pin (A request is made at a rising edge.)

To use the alarm interrupt of the RTC to make the microcontroller return from the hibernation state, keep the 32 kHz oscillation operating even when the VCC power supply is off.

External Connection Examples of FM4 Family

Figure 4-1 Example of External Connection with Input Voltage (VI) of On-board Regulator Lower than 5.5 V



Many on-board regulators enter the standby state when their STBY input is L level.

The P48/VREGCTL pin of the VBAT I/O ports is 5 V tolerant and is a pseudo-open drain pin.

Connect the P48/VREGCTL to the STBY input of the on-board regulator, and connect a pull-up resistor to the input voltage (VI) of the on-board regulator


Table 4-1 shows how the on-board regulator operates when the standby signal of the system is buffered by an open collector buffer, and the buffered standby signal and the P48/VREGCTL are connected by a wired OR logic circuit.



Table 4-1 Operation of On-board Regulator

SYS_STBY	VREGCTL = L	VREGCTL = H		
"L"	Standby mode	Standby mode		
"H"	Standby mode	Normal operation mode		

Figure 4-2 Example of External Connection with Input Voltage (VI) of On-board Regulator Higher than 5.5 V



If the input voltage of the on-board regulator is higher than 5.5 V, the standby pin of the on-board regulator cannot be directly controlled by the P48/VREGCTL pin.

Execute buffering with an open collector buffer whose voltage resistance is higher than the input voltage of the on-board regulator.



Block Configuration of Hibernation Controller

The hibernation controller is part of the RTC circuit. Figure 4-3 shows the configuration of the hibernation controller.




Figure 4-3 Hibernation Controller

Example of Hibernation Operation Flow

Figure 4-4 shows the hibernation operation flow.

Stop of operation

Normal operation

Return to normal operation

Hibernation state

Start of hibernation

Figure 4-4 Example of Hibernation Operation Flow



Initial settings of hibernation operation

Below are the initial settings required for the hibernation operation.

- Alarm setting of the RTC
 - For the method of setting the alarm, refer to Chapter 4-1: RTC Count Block in FM4 Family Peripheral Manual Timer Part.
- Setting of the P49/VWAKEUP pin
 - Write 1 to the VPFR1 bit in the VBPFR Register.
- Setting of the P48/VREGCTL pin
 - Write 1 to the VPFR0 bit in the VBPFR Register.

The CPU core can transit to the hibernation state even when the alarm setting of the RTC and the setting of the P49/WAKEUP pin are not done.

If the CPU core transits to the hibernation state with both settings not done, it cannot return to the normal operation state.

■ Setting of hibernation start

With both alarm interrupt of the RTC and wakeup (P49/VWAKEUP pin) cleared, if 1 is written to bit0 in the HIBRST Register, the P48/VREGCTL pin becomes 0, the on-board regulator transits to the standby state and the VCC power supply is turned off.

■ Judging return from hibernation state and operations after return from hibernation state

If an alarm interrupt of the RTC or a wakeup request occurs, the P48/VREGCTL pin becomes 1, the
on-board regulator returns from the standby state and the VCC power supply is turned on.

If the VCC power supply is turned on, the CPU core executes the normal power-on operation.

To judge whether the CPU core has returned from the hibernation state, check whether the following three conditions are met.

- The VBAT Domain has been powered on (Power-on bit (PON) in the VDET Register).
- The alarm interrupt of the RTC has occurred (Alarm coincidence flag bit (INTALI) in the WTCR12 Register).
- A wakeup up request has been made (Wakeup request bit (WUP0) in the EWKUP Register).

Notes:

- The P48/VREGCTL pin becomes "0" immediately after 1 has been written to Hibernation start bit (HIBRST) in the HIBRST Register.
- Complete all operations for turning off the VCC power supply before witting 1 to Hibernation start bit (HIBRST) in the HIBRST Register.
- In the hibernation operation, the VCC power supply is assumed to be tuned off with the control of P48/VREGCTL pin.
 - When the on-board regulator is not directly controlled with P48/VREGCTL pin at debugging, turn off the VCC power supply once by manual operation.



5. Procedure for Setting 32 kHz Clock

This section explains recommended sequences of setting the 32 kHz oscillation circuit when using the RTC.

Features of 32 kHz Oscillation Circuit in VBAT Domain

With the 32 kHz oscillation circuit incorporated in the VBAT Domain, even when the CPU Domain and the Always-on Domain are turned off, the 32 kHz oscillation circuit can continue operating and the RTC can continue counting the time.

Linking with Clock Control Circuit


If the 32 kHz oscillation circuit in the VBAT Domain is linked with the clock control circuit is executed, the VBAT Domain becomes compatible with the FM3 Family.

In addition, with the 32 kHz oscillation circuit in the VBAT Domain linked with the clock control circuit and the VCC power supply turned off, if the CPU transits to deep standby mode or deep standby stop mode as the VCC power supply is turned on, the 32 kHz oscillation automatically stops.

If the 32 kHz clock is only used as the clock for subrun mode, power consumption of the backup power supply can be reduced by linking the 32 kHz oscillation circuit with the clock control circuit.

- Example of setting procedure
- (1) Set VBAT I/O Port to use the 32 kHz oscillation circuit.
- (2) Set an appropriate current value for the current that is to flow to the oscillation amplifier circuit.
- (3) Set the oscillation boost time.
- (4) Enable the cooperative operation with the clock control circuit.


In addition, enable the oscillation.






■ Examples of operation

No backup power supply is used.



 The backup power supply is used, and the 32 kHz oscillation circuit is linked with the clock control circuit.





Not Linking with Clock Control Circuit


If always using the backup power supply to keep the RTC operating, do not link the 32 kHz oscillation circuit with the clock control circuit.

The average power consumption of the entire system can be reduced by executing the following operations: keep only the VBAT operating with the backup power supply, and use the hibernation control of the VBAT Domain or the external circuit to turn off the VCC power supply while processes by the CPU are not necessary.


■ Example of setting procedure

- (1) Set the Register of VBAT I/O Port to use the 32 kHz oscillation circuit.
- (2) Set an appropriate current value for the current that is to flow to the oscillation amplifier circuit.
- (3) Set the oscillation boost time.
- (4) Disable the cooperative operation with the clock control circuit.

In addition, enable the oscillation.



■ Examples of operation





Not Linking with Clock Control Circuit but Waiting for Oscillation Stabilization

It is necessary to not link the 32 kHz oscillation circuit with the clock control circuit when always using the backup power supply to keep the RTC operating. Nonetheless, the 32 kHz oscillation circuit and RTC in the VBAT Domain do not have the oscillation stabilization wait function.

When the 32 kHz clock is used only for the RTC, a software timer can be used to count the oscillation stabilization wait time. However, if the 32 kHz clock is also used in subrun mode, the clock oscillation stabilization wait function becomes necessary.


In the above situation, follow the procedure below to enable the oscillation stabilization wait function only at the start of oscillation.

■ Example of setting procedure

Enable the cooperative operation with the clock control circuit and start the oscillation.

After the oscillation stabilization wait time has elapsed, disable the cooperative operation with the clock control circuit.

- (1) Set the Register of VBAT I/O Port to use the 32 kHz oscillation circuit.
- (2) Set an appropriate current value for the current that is to flow to the oscillation amplifier circuit.
- (3) Set the oscillation boost time.
- (4) Enable the cooperative operation with the clock control circuit. In addition, enable the oscillation.
- (5) Wait for the stabilization of the 32 kHz oscillation.
- (6) Disable the cooperative operation with the clock control circuit. (The oscillation keeps being enabled.)






6. Procedure for Setting VBAT I/O Port

- When using VBAT I/O as a general-purpose I/O input
- · Setting procedure example

The following is a setting example of using P46, P47, P48 and P49 all as general-purpose I/O inputs.


- (1) Initiate the VBAT domain (see Figure 2-6).
- (2) Set the general-purpose IO port to use it as the GPIO pin.
- (3) Set the pull-up.
- (4) Set the port output direction to the input direction.
- (5) Transfer the setting value to the VBAT domain.
- (6) Wait until the transfer is completed.






- When using the VBAT I/O as a general-purpose I/O output:
- Setting procedure example

 The following is a setting example of using P46, P47, P48 and P49 all as general-purpose I/O outputs.
- (1) Initiate the VBAT domain (see Figure 2-6).
- (2) Set the general-purpose IO port to use it as the GPIO pin.
- (3) Set the port output direction to the output direction.
- (4) Set the port output data register.
- (5) Set the port pseudo open drain register (only P48 and P49 can be set).
- (6) Transfer the setting value to the VBAT domain.
- (7) Wait until the transfer is completed.





- When using the VBAT I/O as a peripheral function:
- Setting procedure example
 The following is a setting example of using P48 and P49 as peripheral function.
- (1) Initiate the VBAT domain (see Figure 2-6).
- (2) Set the general-purpose IO port to use it as the peripheral function.
- (3) Set the pull-up.
- (4) Set the port pseudo open drain.
- (5) Transfer the setting value to the VBAT domain.
- (6) Wait until the transfer is completed.





7. Registers

This section explains the register list of the VBAT Domain unit.

Table 7-1 shows the registers of the VBAT Domain unit.

Table 7-1 Registers of VBAT Domain unit.

Abbreviation	Register Name	Reference
VB_CLKDIV	VB_CLKDIV Register	7.1
WTOSCCNT	WTOSCCNT Register	7.2
CCS/CCB	CCS/CCB Register	7.3
BOOST	BOOST Register	7.4
EWKUP	EWKUP Register	7.5
HIBRST	HIBRST Register	7.6
VDET	VEDT Register	7.7
VBPFR	Port Function Set Register	7.8
VBPCR	Pull-up Set Register	7.9
VBDDR	Port I/O Direction Set Register	7.10
VBDIR	Port I/O Data Register	7.11
VBDOR	Port Output Data Register	7.12
VBPZR	Port Pseudo-Open Drain Set Register	7.13

The registers and buffers which exist in always on domain in Table 7-1 Registers of VBAT Domain unit., except VBDIR, VDET and EWKUP, are cleared by a system reset or RTC reset. Therefore, the save operation must be performed after the value is set again or the recall operation is performed.



7.1 VB_CLKDIV Register

VB_CLKDIV register set the frequency of transfer clock when the buck-up register and port register are transferred simultaneously.

bit	7	6	5	4	3	2	1	0
Field	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0
Attribute	R/W							
Initial value	0	0	0	0	0	1	1	1

The interface circuit type for this register is type 1.

[bit7:0] DIV[7:0]: Transfer clock set bits for PREAD, PWRITE, BREAD, BWRITE

These bits set the transfer clock cycle used in the batch transfer of the backup register and of the port register.


Equation of computing the register value: transfer clock = PCLK / (VB CLKDIV + 2)

(Set these bits to a value that makes the frequency of the transfer clock used in BREAD/BWRITE and PREAD/PWRITE 1 MHz or below.)



7.2 WTOSCCNT Register

WTOSCCNT Register specifies the operation of 32 kHz Oscillation circuit.



The interface circuit type for this register is type 3.

[bit7:2] Reserved: Reserved bits

These bits read 0b000000.

In a write access to these bits, write 0b000000 to them.

[bit1] SOSCNTL: Cooperative operation control bit

This bit enables or disables the cooperative operation between the 32 kHz oscillation circuit and the clock control circuit.

bit		Description			
Reading	Reading A read access reads the value of this bit.				
Mriting	0	The 32 kHz oscillation circuit operates independently as VBAT Domain. (Initial value)			
Writing	1	The 32 kHz oscillation circuit is linked with the clock control circuit.			

[bit0] SOSCEX: Oscillation enable bit

This bit enables or disables the operation of the oscillation circuit when the 32 kHz oscillation circuit operates independently as VBAT Domain.

If the 32 kHz oscillation circuit is linked with the clock control circuit, this bit cannot control the operation of the oscillation circuit.

bit Description		Description	
Reading		A read access reads the value of this bit.	
Mriting	0	Starts the oscillation.	
Writing	1	Stops the oscillation. (Initial value)	




7.3 CCS/CCB Register

CCS Register sets the current value when the oscillation sustains.

CCB Register sets the boost current at the oscillation start.

TYPE3-M4 products

■CCS Register



The interface circuit type for this register is type 3.

[bit7:0] CCS: Oscillation sustain current set bits

These bits set the value of current for sustaining oscillation.





The interface circuit type for this register is type 1.

[bit7:0] CCB: Oscillation boost current set bits

These bits set the value of boost current at the start of oscillation.

Table 7-2 shows the relationship between the settings of the CCS/CCB Register and the current values.


Table 7-2 Relationship between Settings of CCS/CCB Register and Current Values

CCS/CCB	Current value (Type)	Remark
00000000	(0 nA)	Setting the CCS/CCB Register to this value is prohibited if the 32 kHz
0000000	(OTIA)	oscillation is enabled.
0000001	Undefined	Setting prohibited
0000001x	Undefined	Setting prohibited
000001xx	385 nA	
00001xxx	445 nA	(Initial value of CCS Register)
0001xxxx	510 nA	(Initial value of CCB Register)
	Undefined	Setting prohibited
01xxxxxx	Undefined	Setting prohibited
1xxxxxxx	Undefined	Setting prohibited



TYPE4-M4 products

■CCS Register




The interface circuit type for this register is type 3.

[bit7:0] CCS: Oscillation sustain current set bits

These bits set the value of current for sustaining oscillation.

■CCB Register



The interface circuit type for this register is type 1.

[bit7:0] CCB: Oscillation boost current set bits

These bits set the value of boost current at the start of oscillation.

Table 7-2 shows the relationship between the settings of the CCS/CCB Register and the modes.

Table 7-3 Relationship between Settings of CCS/CCB Register and the Modes

CCS/CCB	Mode	Remark			
00000100	Low power	Load capacity it will be possible to use a smaller type of crystal oscillator.			
11001110	Standard	(Initial value)			
Others	Undefined	Setting prohibited			


Note:

Please be the same setting CCS register and CCB register.



7.4 BOOST Register

BOOST Register sets the clock value of oscillation boost.



The interface circuit type for this register is type 1.

[bit7:2] Reserved: Reserved bits

These bits read 0b000000.

In a write access to these bits, write 0b000000 to them.

[bit1:0] BOOST1, BOOST0: Oscillation boost time set bits

These bits set the number of clocks for oscillation boost.


Table 7-4 Settings of Oscillation Boost Time

BOOST1	BOOST0	Oscillation boost time
1	1	500 ms [Initial value]
1	0	250 ms
0	1	125 ms
0	0	62.5 ms



7.5 EWKUP Register

EWKUP Register displays and clears the request state of the wakeup.



The interface circuit type for this register is type 4.

[bit7:1] Reserved: Reserved bits

These bits read 0b0000000.

In a write access to these bits, write 0b0000000 to them.

[bit0] WUP0: Wakeup request bit

bit		Description
Dooding	0	The VBAT Domain has accepted no wakeup request.
Reading	1	The VBAT Domain has accepted a wakeup request.
)Mriting 0		The VBAT Domain clears a wakeup request.
Writing	1	Writing 1 to this bit has no effect on operation.

The wakeup request function is enabled if Port function of P49/VWAKEUP pin set bit (VPFR1) in VBPFR register is set to 1.


With the wakeup request function enabled, if the VBAT Domains detects a rising edge of the P49/VWAKEUP pin, it accepts a wakeup request and makes an RTC interrupt to the interrupt control circuit.

The wakeup request can be accepted at the 7th PCLK cycle from the wakeup request clear or later. To clear a register in VBAT Domain, 7 PCLK cycles are required. So, if the standby mode or external reset is entered before 7 PCLK cycles have elapsed, the wakeup request is not accepted because PCLK is stopped.



7.6 HIBRST Register

HIBRST Register sets the hibernation start.



The interface circuit type for this register is type 1.

[bit7:1] Reserved: Reserved bits

These bits read 0b0000000.

In a write access to these bits, write 0b0000000 to them.

[bit0] HIBRST: Hibernation start bit


bit		Description		
Reading A read access reads the value of this bit.		A read access reads the value of this bit.		
Writing		This bit can write 0. But it has no effect on the hibernation operation.		
vviiting	1	Starts the hibernation.		

The hibernation can be started if VPFR0 bit in Port Function Setup Register (VBPFR) is set to 1.



7.7 VDET Register

VDET Register indicates the state of power-on circuit and clears the power-on signal.



The interface circuit type for this register is type 4.

[bit7] PON: Power-on bit

This bit indicates the state of the power-on circuit and clears the power-on signal.

bit		Description
Danding	0	Indicates that the initialization signal of the power-on circuit has been cleared.
Reading	1	Indicates that the power-on circuit has output the initialization signal.
0		Clears the power-on signal.
Writing	1	Writing 1 to this bit has no effect on operation.

[bit6:0] Reserved: Reserved bits

These bits read 0b0000000.

In a write access to these bits, write 0b0000000 to them.



7.8 Port Function Set Register (VBPFR)

VBPFR Register selects the usage of pins.

bit	7	6	5	4	3	2	1	0
Field	Reserved		SPSR1	SPSR0	VPFR3	VPFR2	VPFR1	VPFR0
Attribute	-		R/W	R/W	R/W	R/W	R/W	R/W
Initial value	-		0	1	1	1	0	0

The interface circuit type for this register is type 3.

[bit7:6] Reserved: Reserved bits

These bits read 0b00.

In a write access to these bits, write 0b00 to them.

[bit5:4] SPSR1, SPSR0: Oscillation pin function set bits

bit5	bit4	Function
0	0	The P46 and P47 pins are used as digital (GPIO) pins.
0	1	The P46 and P47 pins are used as 32 kHz oscillation pins. [Initial value]
1	0	The P46 and P47 pins are used as digital (GPIO) pins.
1	4	The P46 pin is used as an external clock input pin.
ı	1	The P47 pin is used as a digital (GPIO) pin.

[bit3] VPFR3: Port function of P46/X0A pin set bit

[bit2] VPFR2: Port function of P47/X1A pin set bit

itz] VITIX2. For function of F47/XIA pin 3ct bit							
	Description						
	A read access reads the value of this bit.						
0	The pin corresponding to the VPFR3 bit or to the VPFR2 bit is used as a GPIO port.						
1	The pin corresponding to the VPFR3 bit or to the VPFR2 bit is used as an I/O pin of a peripheral function. (Initial value)						
	0						

[bit1] VPFR1: Port function of P49/VWAKEUP pin set bit

[bit0] VPFR0: Port function of P48/VREGCTL pin set bit

bit		Description	
Reading A read access reads the value of this bit.			
\\/ritin a	0	The pin corresponding to the VPFR1/VPFR0 bit is used as a GPIO port. [Initial value]	
Writing 1		The pin corresponding to the VPFR1/VPFR0 bit is used as an I/O pin of a peripheral function.	



VBPFR[5:2] setting combinations are as shown in Table 7-.

Table 7-5 VBPFR[5:2] Setting Combinations.

	VBPFR[5]	VBPFR[4]	VBPFR[3]	VBPFR[2]
GPIO	0	0	0	0
32 kHz oscillation	0	1	-	-
GPIO	1	0	0	0
P46 external clock input	1	1	1	0

To use the 32 kHz oscillation circuit, set the function setting bit (VBPFR[5:4]) of the oscillation pin to 0b01. This enables the 32 kHz oscillation circuit to be used without depending on VBPFR[3:2].

To use P46/X0A as an external clock, set VBPFR[5:2] to 0b1110, and then input an external clock from P46/X0A. In this case, P47 can be used as the GPIO pin.



7.9 Pull-up Set Register (VBPCR)

VBPCR Register sets the pull-up of pins.

In TYPE4-M4 products, there is no pull-up function of P46/X0A pin and P47/X1A pin, therefore the settings of the VBPCR[3:2] are invalid.

bit	7	6	5	4	3	2	1	0
Field		Rese	rved		VPCR3	VPCR2	VPCR1	VPCR0
Attribute		-			R/W	R/W	R/W	R/W
Initial value		-			0	0	0	0

The interface circuit type for this register is type 3.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VPCR3: P46/X0A pin pull-up set bit

[bit2] VPCR2: P47/X1A pin pull-up set bit

[bit1] VPCR1: P49/VWAKEUP pin pull-up set bit

[bit0] VPCR0: P48/VREGCTL pin pull-up set bit

bit		Description					
Reading		A read access reads the value of this bit. (Initial value = 0)					
	0	The pull-up resistor of the pin corresponding to the VPCR3/VPCR2/VPCR1/VPCR0 bit is					
	0	disconnected from the pin.					
Writing		If the pin corresponding to the VPCR3/VPCR2/VPCR1/VPCR0 bit is in the input state (either					
vviiding	1	GPIO function or peripheral function), the pull-up resistor is connected to the pin.					
	1	If the pin corresponding to the VPCR3/VPCR2/VPCR1/VPCR0 bit is in the output state, the					
		pull-up resistor is disconnected from the pin.					



7.10 Port I/O Direction Set Register (VBDDR)

VBDDR Register sets the I/O direction of pins.

In TYPE4-M4 products, the GPIO function of P46/X0A pin and P47/X1A pin is an input only, therefore they cannot be used as an output port.

bit	7	6	5	4	3	2	1	0	
Field		Rese	rved		VDDR3	VDDR2	VDDR1	VDDR0	
Attribute		-			R/W	R/W	R/W	R/W	
Initial value		-			0	0	0	0	

The interface circuit type for this register is type 3.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VDDR3: Port direction of P46/X0A pin set bit

[bit2] VDDR2: Port direction of P47/X1A pin set bit

[bit1] VDDR1: Port direction of P49/VWAKEUP pin set bit

[bit0] VDDR0: Port direction of P48/VREGCTL pin set bit

bit		Description				
Reading		A read access reads the value of this bit. [Initial value = 0]				
		The GPIO port is used as an input port.				
	0	If the pin corresponding to the VDDR3/VDDR2/VDDR1/VDDR0 bit is used as an I/O pin of a				
\\/riting		peripheral function, the setting of the VDDR3/VDDR2/VDDR1/VDDR0 bit is ignored.				
Writing		The GPIO port is used as an output port.				
	1	If the pin corresponding to the VDDR3/VDDR2/VDDR1/VDDR0 bit is used as an I/O pin of a				
		peripheral function, the setting of the VDDR3/VDDR2/VDDR1/VDDR0 bit is ignored.				



7.11 Port Input Data Register (VBDIR)

VBDIR Register indicates the input data of pins.

bit	7	6	5	4	3	2	1	0
Field		Rese	rved		VDIR3	VDIR2	VDIR1	VDIR0
Attribute		=			R	R	R	R
Initial value		-			Х	Х	Х	x

The interface circuit type for this register is type 4.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VDIR3: Port input data of P46/X0A pin bit

[bit2] VDIR2: Port input data of P47/X1A pin bit

[bit1] VDIR1: Port input data of P49/VWAKEUP pin bit

[bit0] VDIR0: Port input data of P48/VREGCTL pin bit

bit		Description
Reading	0	Regardless of the pin function settings (VBPFR[3:0], VBDDR and VBDOR Registers), this bit indicates that the pin is in the L level input state or the L level output state. If the P46 and P47 pins are used as special function pins according to the settings of the SPSR1 and SPSR0(bit[5:4]) in the VBPFR Register, this bit always reads 0 as the input is blocked.
	1	Regardless of the pin function settings (VBPFR[3:0], VBDDR and VBDOR Registers), this bit indicates that the pin is in the H level input state or the H level output state.
Writing		Writing a value to this bit has no effect on operation.



7.12 Port Output Data Register (VBDOR)

VBDOR Register sets the data output to pins.

In TYPE4-M4 products, the GPIO function of P46/X0A pin and P47/X1A pin is an input only, therefore the settings of the VBDOR[3:2] are invalid.

bit	7	6	5	4	3	2	1	0	
Field		Rese	rved		VDOR3	VDOR2	VDOR1	VDOR0	
Attribute		-			R/W	R/W	R/W	R/W	
Initial value		-			1	1	1	1	

The interface circuit type for this register is type 3.

[bit7:4] Reserved: Reserved bits

These bits read 0b0000.

In a write access to these bits, write 0b0000 to them.

[bit3] VDOR3: Port output data of P46/X0A pin bit

[bit2] VDOR2: Port output data of P47/X1A pin bit

[bit1] VDOR1: Port output data of P49/VWAKEUP pin bit

[bit0] VDOR0: Port output data of P48/VREGCTL pin bit

bit		Description				
Reading		A read access reads the value of this bit. (Initial value = 1)				
		Outputs L level to the GPIO port.				
	0	If the pin is used as an input pin or as a peripheral function I/O pin, the setting of this bit is				
\\/ritin a		ignored.				
Writing		Outputs H level to the GPIO port.				
	1	If the pin is used as an input pin or as a peripheral function I/O pin, the setting of this bit is				
		ignored.				



7.13 Port Pseudo-Open Drain Set Register (VBPZR)

VBPZR Register sets the port pseudo-open drain of a pin.

bit	7	6	5	4	3	2	1	0	
Field			Rese	erved			VPZR1	VPZR0	l
Attribute	-						R/W	R/W	
Initial value			_	_			1	1	

The interface circuit type for this register is type 3.

[bit7:2] Reserved: Reserved bits

These bits read 0b000000.

In a write access to these bits, write 0b000000 to them.

[bit1] VPZR1: P49/VWAKEUP pin pseudo-open drain set bit

[bit0] VPZR0: P48/VREGCTL pin pseudo-open drain set bit

Bit		Description			
Reading		A read access reads the value of this bit. [Initial value = 1]			
Writing	0	If digital H level is output from a GPIO port or a peripheral macro, the pin becomes H level.			
	1	If digital H level is output from a GPIO port or a peripheral macro, the pin becomes Hi-Z. The pull-up resistor is disconnected regardless of the setting of the PCR Register.			



8. Usage Precautions

Note the following when using the backup power supply.

- Charging a primary battery or overcharging a secondary battery may cause battery leakage or fire.
 Check the features of the battery to be used before deciding the configuration of the circuit around the battery.
- The hibernation control function cannot be used if the on-board regulator has no standby pin. To control the hibernation, select a product that has a standby pin.

CHAPTER 8: Interrupts



This chapter explains details of the interrupt controller.

- 1. Overview
- 2. Configuration
- 3. Lists of Interrupts
- 4. Registers
- 5. Usage Precautions



1. Overview

The Cortex-M4 CPU core is equipped with the Nested Vectored Interrupt Controller (NVIC) inside the core. The NVIC supports reserved system exceptions and 128 peripheral interrupts, and can set the priority order of 16 interrupt priority levels (with a built-in 4-bit register). This section explains interrupt signals from peripheral functions installed in the microcontroller and the connection between the NVIC and the interrupt signals.

2. Configuration

Block Diagram Figure 2-1 Connection between Interrupt Signals and NVIC






Figure 2-1 illustrates how the NVIC is connected to the interrupt signals input from peripheral functions, the DMAC and the DSTC. Details of the connection are explained below.

NVIC

The NVIC supports reserved system exceptions and 128 peripheral interrupts. For details of the NVIC, refer to Cortex-M4 Technical Reference Manual. In Cortex-M4 Technical Reference Manual, an exception other than the reserved system exceptions is defined as external interrupt (IRQ). In this document, the external interrupt (IRQ) is called a peripheral interrupt to differentiate the external interrupt (IRQ) from the external interrupt from a microcontroller external input pin.

The interrupt priority register of the NVIC has a 4-bit configuration and can set 16 interrupt priority levels. The respective priorities of reserved system exception no. 4 to no. 15 can be set by using the System Handler Priority Registers (addresses: 0xE000ED18, 0xE000ED1C, 0xE000ED20) installed in the NVIC. The respective priorities of peripheral interrupts of exception no. 16 to no. 143 can be set by using the IRQ Priority Registers (addresses: 0xE000E400 to 0xE000E47C) installed in the NVIC.

The NVIC supports non-maskable interrupt (NMI) input.

Interrupt Aggregation and Batch Read Registers

Interrupt signals to be input from all peripheral functions (Interrupt signals from peripheral functions in Figure 2-1) are aggregated by the logic OR circuit in the figure. The aggregated interrupt signals are then connected to one of the 128 peripheral interrupts of the NVIC. See Table 3-1 and Table 3-2 to check to which peripheral function interrupt signal an interrupt output of the NVIC is assigned.

Since interrupt signals are aggregated by the logical OR circuit, one interrupt of the NVIC is generated by multiple sources. When an interrupt is generated, the source that caused that interrupt can be identified by reading Interrupt Batch Read Registers (IRQxxxMON Register in Figure 2-1). The Interrupt Batch Read Registers (IRQ000MON to IRQ127MON) cover all interrupt inputs of the NVIC.

Each bit of IRQxxxMON register in the case of non-equipped in each product, is a reserved bit. The non-maskable interrupt signals (NMI) from the external interrupt and NMI controllers, and the interrupt signal (HW-Watchdog) from the hardware watchdog timer are aggregated by a logic OR circuit and then connected to the input of exception no. 2 of the NVIC. When an interrupt of exception no. 2 is generated, the source of the interrupt, which is either external interrupt and NMI controllers or hardware watchdog timer, can be identified by reading the EXC02MON Register.

The NMI pin of the microcontroller is shared with a general-purpose port. After a reset has been released, the initial function of the pin is general-purpose port, and NMI input is masked. To use the NMI function, enable the NMI function using the I/O port setting. For details, see Chapter I/O Port. The NMI input signals are input to the NVIC via the external interrupt and NMI controllers.

Interrupt Relocate Function

When an interrupt whose source is aggregated with other sources is generated, the interrupt source is identified by the software. The identification of the interrupt source can be avoided by using the interrupt relocate function (Interrupt relocation in Figure 2-1).

Select the interrupt that needs to be relocated with the Relocate Interrupt Select Register (IRQxxxSEL in Figure 2-1). The interrupt signal selected is to be generated not at its original position but as a relocate interrupt. As the interrupt signal selected is separated from the logical OR circuit and is input to the NVIC independently of other interrupt signals, it can be processed by another interrupt vector. Since it is no longer necessary to identify an interrupt source, the NVIC can execute interrupt processing more efficiently. There are eight relocate interrupts, IRQ003 to IRQ010, available in the NVIC.



DMAC Transfer Request Connection Selection

Certain interrupt signals from peripheral functions can be used as DMA transfer request signals to the DMAC. The output selector circuit (SEL in Figure 2-1) determines whether such interrupt signals are connected to the NVIC or are connected to the DMAC as DMA transfer request signals (IDREQ to DMAC in Figure 2-1). Change the SEL1 setting with the DRQSEL Register. For details of the DMAC, see chapter DMAC.

If an interrupt signal is connected to the DMAC by the SEL1, the DMA transfer of the DMAC can be started. In this situation, the signal to the NVIC is fixed at Low level. The bit corresponding to that interrupt signal in the IRQxxxMON Register reads 0 and no interrupt is generated to the NVIC. In addition, no transfer request notification is sent to the DSTC.

DSTC Transfer Request and DSTC Transfer End interrupt Connection Selection

There are two types of peripheral functions using DMA transfer of DSTC; one is the interrupt signal and DMA transfer request signal is combined for sharing use,(This is abbreviated "Combined type".) and another is handling them separately.(This is abbreviated "Separated type".) Separated type peripheral functions hold the DSTC transfer requests separately from interrupts. Separated type peripheral functions are I2S, HS-SPICNT, CAN-FD and programmable CRC. The setting value of the DREQENB[255:0] register and the SE2, SEL3 in this figure switch the operations as follows.

■ Case of the Combined type:

When DREQENB[n]=0;

Interrupt signal from peripheral is inputted to the NVIC, notify interrupt.

Interrupt signal from peripheral is ignored by the DSTC.

HWINT[n] signals from DSTC are not inputted to NVIC. HWINT[n] is the output signal for interrupt from the DSTC to the CPU, and is used to for notification of a HW transfer completion of the DSTC.

When DREQENB[n]=1;

Interrupt signal from peripheral is not inputted to the NVIC.

Interrupt signal from peripheral is inputted to the DSTC, and the DSTC start the DMA transfer by this signals.

HWINT[n] signals from DSTC are inputted to NVIC, instead of interrupt signal from peripheral. In the case of this type, the input port of NVIC is shared to use the interrupt from peripheral and HWINT[n] interrupt of the transfer completion from the DSTC. With this configuration, in the process of the NVIC, an interrupt from a peripheral, and a transfer completion interrupt from the DSTC jump to the same interrupt vector. Therefore, use the DREQENB[n] register to choose the interrupt to be processed. Because of the circuit configuration as shown in the figure, the transfer completion interrupts from DSTC can be read from the corresponding bit of the IRQxxxMON register. In addition, interrupt relocate function can be applied.

■ Case of the Separated type:

When DREQENB[n]=0;

Interrupt signal from peripheral is inputted to the NVIC, notify interrupt.

Interrupt signal from peripheral is not inputted to the DSTC.

Transfer request signal from peripheral is not inputted to the NVIC

Transfer request signal from peripheral is ignored by the DSTC

HWINT[n] from the DSTC is inputted to the NVIC. (not asserted).

When DREQENB[n]=1;

Interrupt signal from peripheral is inputted to the NVIC, notify interrupt.

Interrupt signal from peripheral is not inputted to the DSTC.

CHAPTER 8: Interrupts



Transfer request signal from peripheral is not inputted to the NVIC Transfer request signal from peripheral is inputted to the DSTC, start the transfer. HWINT[n] from the DSTC is inputted to the NVIC, notify transfer completion.

In the case of this type, the input port of NVIC is separated the interrupt from peripheral and HWINT[n] interrupt of the transfer completion from the DSTC. In the process of the NVIC, an interrupt from a peripheral, and a transfer completion interrupt from the DSTC does not jump to the same interrupt vector. The transfer completion interrupts from DSTC and interrupts of peripheral functions can be read from the corresponding bit of the different IRQxxxMON registers respectively. In addition, interrupt relocate function can be applied.

For details of DSTC transfer requests from each peripheral function, refer to the chapter for each peripheral function.

DMA Transfer Acceptance Signal Connection

There are peripheral function blocks for which transfer request signals (interrupt signals) have to be cleared after the DMA transfer to those peripherals has ended. The transfer request signals for such peripheral functions are to be cleared by the DMAC or the DSTC. If the DMA transfer by the DMAC is selected in SEL1 or the DMA transfer by the DSTC is selected in SEL2, the DMA transfer acknowledge signal (NOT ILLUSTRATED IN FIGURE 1-1) from the DMA or the DSTC is connected to a peripheral function.

DMA Transfer Stop Signal Connection

The DMA transfer stop request signal is output from the multi-function serial unit (to be called MFS later in this document). According to the selection made in SEL1 and SEL2, the MFS (NOT ILLUSTRATED IN FIGURE 1-1) is connected to the DMAC or the DSTC as explained below.

If the connection between the DMAC and the MFS is selected in SEL1, the DMAC stops a transfer operation according to the transfer stop request signal. The DMAC cannot execute the transfer operation until the transfer stop request signal from the MFS is negated.

If the connection between the DSTC and the MFS is selected in SEL2, the DSTC stops a transfer operation according to the transfer stop request signal. The DSTC cannot execute the transfer operation until the transfer stop request signal from the MFS is negated. The transfer stop request signal from the MFS is aggregated with the transfer end interrupt (HWINT[n] signal) of the DSTC by logical OR, and is notified to the NVIC as an interrupt signal.



3. Lists of Interrupts

This section shows a list of sources of exceptions and interrupt sources input to the NVIC, a list of interrupts that can be transferred by the DMA transfer by the DMAC, and a list of interrupts that can be transferred by the DMA transfer by the DSTC.

List of Exceptions and Interrupts

Table 3-1 (TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 Products) and Table 3-2 (TYPE4-M4 Product) shows a list of sources of exceptions and interrupt to be input to the NVIC. Below are details of columns in the table.

Exc no.

NVIC exception number

IRQ no.

Peripheral interrupt number (number = Exc no. - 16)

Vector offset

Storage offset address of the vector that an interrupt refers to

Rit

This indicates the number of a bit in a Batch Read Register (IRQxxxMON or EXC02MON) from which an interrupt source is read out. In the case of a single IRQ having multiple bit numbers. Multiple sources are aggregated by logical OR, and a source can be read output from its corresponding bit. In the case of a single IRQ having only bit number "0", no multiple sources are aggregated by logical OR. "-" in this column indicates that there is no Batch Read Register for that exception or interrupt.

Bit number not listed is I have a reserved bit.

DMAC

"-", as the described value, indicates that this interrupt does not support the DMA transfer by the DMAC. "A number", as the described value, indicates that this interrupt support the DMA transfer by DMAC. And, "A number", shows the bit number in the DRQSEL Register. The DRQSEL[n] register setting determines the connection of SEL1 in the Figure 2-1. In case of DRQSEL[n]=0, the described interrupt is connected. In case of DRQSEL[n]=1, the described interrupt is not connected.

DSTC

"-", as the described value, indicates that it is not supported with DMA transfer by DSTC.

"A number", as the described value, indicates that this interrupt support the DMA transfer by DSTC, and this interrupt is generated by Combined type peripheral. "A number", shows the bit number in the DREQENB[n] Register. The DREQENB[n] register setting determines the connection of SEL2 in the Figure 2-1. In case of DREQENB[n]=0, the described interrupt is connected. In case of DREQENB[n]=1, the HWINT[n] from the DSTC is connected.

"*", as the described value, indicates that the HWINT[n] from the DSTC is connected. This is Separated type peripheral.

Exception source and interrupt source

This column contains exception sources and interrupt sources. Some interrupts have multiple sources. Such interrupt sources of a peripheral function are aggregated by logical OR. Even if only one interrupt source from a peripheral source is shown, such peripheral function may have multiple interrupt sources aggregated by logical OR. For details, refer to the respective details of peripheral functions.



Table 3-1 List of Exception Sources and Interrupt Sources (TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 Products)

Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
0	-	0x000	-	-	-	(Stack pointer initial value)
1	-	0x004	-	-	-	Reset
			0	-	-	Non-maskable interrupt (NMI)
2 -	0x008	1	-	-	Hardware watchdog timer interrupt	
3	-	0x00C	-	-	-	Hard fault
4	-	0x010	-	-	-	Mem manage fault
5	-	0x014	-	-	-	Bus fault
6	-	0x018	-	-	-	Usage fault
7		0x01C 0x02B	-	-	-	Reserved
1	-					
10						
11	-	0x02C	-	-	-	SVCall (supervisor call)
12	-	0x030	-	-	-	Debug monitor
13	-	0x034	-	-	-	Reserved
14	-	0x038	-	-	-	PendSV
15	-	0x03C	-	-	-	SysTick
16	0	0x040	0	-	-	Anomalous frequency detection interrupt by Clock supervisor (FCS)
17	1	0x044	0	-	-	Software watchdog timer interrupt
18	2	0x048	0	-	-	Low-voltage detection (LVD) interrupt
10	2	0x04C	7-0	-	-	Relocate interrupt
19 3	3					(selected by the IRQ003SEL Register)
20 4	4	0x050	7-0	-	-	Relocate interrupt
	4					(selected by the IRQ004SEL Register)
21	5	0x054	7-0			Relocate interrupt
21	3	0.0034	7-0	_	-	(selected by the IRQ005SEL Register)
22 6	6	0x058	7-0	-	-	Relocate interrupt
	U	0,000				(selected by the IRQ006SEL Register)
23	7	0x05C	7-0	_	_	Relocate interrupt
	·	- ONG C				(selected by the IRQ007SEL Register)
24	8	0x060	7-0	_	_	Relocate interrupt
	_					(selected by the IRQ008SEL Register)
25	9	0x064	7-0	_	_	Relocate interrupt
23 9	_		. •			(selected by the IRQ009SEL Register)
26 1	10	0x068	7-0	_	-	Relocate interrupt
						(selected by the IRQ010SEL Register)
27	11	0x06C	0	28	0	External pin interrupt ch.0
28	12	0x070	0	29	1	External pin interrupt ch.1
29	13	0x074	0	30	2	External pin interrupt ch.2
30	14	0x078	0	31	3	External pin interrupt ch.3
31	15	0x07C	0	-	4	External pin interrupt ch.4
32	16	0x080	0	-	5	External pin interrupt ch.5
33	17	0x084	0	-	6	External pin interrupt ch.6
34	18	0x088	0	-	7	External pin interrupt ch.7



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
			5	-	81	QPRC ch.0 PC match & RC match interrupt
			4	-	80	QPRC ch.0 out-of-range interrupt
			3	-	79	QPRC ch.0 count inversion interrupt
0.5	40	0.000				QPRC ch.0 overflow interrupt
35	19	0x08C	2	-	78	QPRC ch.0 underflow interrupt
						QPRC ch.0 zero index interrupt
			1	-	77	QPRC ch.0 PC & RC match interrupt
			0	-	76	QPRC ch.0 PC match interrupt
			5	-	87	QPRC ch.1 PC match & RC match interrupt
			4	-	86	QPRC ch.1 out-of-range interrupt
			3	-	85	QPRC ch.1 count inversion interrupt
36	20	0x090				QPRC ch.1 overflow interrupt
		0	2	-	84	QPRC ch.1 underflow interrupt
						QPRC ch.1 zero index interrupt
			1	-	83	QPRC ch.1 PC & RC match interrupt
			0	-	82	QPRC ch.1 PC match interrupt
			3	-	34	MFT unit 0 WFG timer 54 interrupt
37	21	0x094	2	-	33	MFT unit 0 WFG timer 32 interrupt
			1	-	32	MFT unit 0 WFG timer 10 interrupt
			0	-	-	MFT unit 0 DTIF (motor emergency stop) interrupt
			3	-	53	MFT unit 1 WFG timer 54 interrupt
38	22	0x098	2	-	52	MFT unit 1 WFG timer 32 interrupt
30	22	oxecc .	1	-	51	MFT unit 1 WFG timer 10 interrupt
			0	-	-	MFT unit 1 DTIF (motor emergency stop) interrupt
			3	-	162	MFT unit 2 WFG timer 54 interrupt
20	22	0,000	2	-	161	MFT unit 2 WFG timer 32 interrupt
39	23	0x09C	1	-	160	MFT unit 2 WFG timer 10 interrupt
			0	-	-	MFT unit 2 DTIF (motor emergency stop) interrupt
			2	-	37	MFT unit 0 FRT ch.2 peak value detection interrupt
40	24	0x0A0	1	-	36	MFT unit 0 FRT ch.1 peak value detection interrupt
			0	-	35	MFT unit 0 FRT ch.0 peak value detection interrupt
			2	-	40	MFT unit 0 FRT ch.2 zero detection interrupt
41	25	0x0A4	1	-	39	MFT unit 0 FRT ch.1 zero detection interrupt
			0	-	38	MFT unit 0 FRT ch.0 zero detection interrupt
			3	-	44	MFT unit 0 ICU ch.3 input edge detection interrupt
			2	_	43	MFT unit 0 ICU ch.2 input edge detection interrupt
42	26	0x0A8	1	_	42	MFT unit 0 ICU ch.1 input edge detection interrupt
			0	_	41	MFT unit 0 ICU ch.0 input edge detection interrupt
			5	_	50	MFT unit 0 OCU ch.5 match detection interrupt
			4	-	49	MFT unit 0 OCU ch.4 match detection interrupt
40	07	0.040	3	-	48	MFT unit 0 OCU ch.3 match detection interrupt
43	27	0x0AC	2	-	47	MFT unit 0 OCU ch.2 match detection interrupt
			1	-	46	MFT unit 0 OCU ch.1 match detection interrupt
			0	-	45	MFT unit 0 OCU ch.0 match detection interrupt
		6.55-	2	-	56	MFT unit 1 FRT ch.2 peak value detection interrupt
44	28	0x0B0	1	-	55	MFT unit 1 FRT ch.1 peak value detection interrupt
			0	-	54	MFT unit 1 FRT ch.0 peak value detection interrupt



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
			2	_	59	MFT unit 1 FRT ch.2 zero detection interrupt
45	29	0x0B4	1	-	58	MFT unit 1 FRT ch.1 zero detection interrupt
.0		07.02	0	-	57	MFT unit 1 FRT ch.0 zero detection interrupt
			3	-	63	MFT unit 1 ICU ch.3 input edge detection interrupt
			2	-	62	MFT unit 1 ICU ch.2 input edge detection interrupt
46	30	0x0B8	1	-	61	MFT unit 1 ICU ch.1 input edge detection interrupt
			0	-	60	MFT unit 1 ICU ch.0 input edge detection interrupt
			5	-	69	MFT unit 1 OCU ch.5 match detection interrupt
			4	_	68	MFT unit 1 OCU ch.4 match detection interrupt
			3	-	67	MFT unit 1 OCU ch.3 match detection interrupt
47	31	0x0BC	2	_	66	MFT unit 1 OCU ch.2 match detection interrupt
			1	_	65	MFT unit 1 OCU ch.1 match detection interrupt
			0	_	64	MFT unit 1 OCU ch.0 match detection interrupt
			2	-	165	MFT unit 2 FRT ch.2 peak value detection interrupt
48	32	0x0C0	1	-	164	MFT unit 2 FRT ch.1 peak value detection interrupt
40	02	0,000	0	-	163	MFT unit 2 FRT ch.0 peak value detection interrupt
			2	-	168	MFT unit 2 FRT ch.2 zero detection interrupt
49	33	0x0C4	1	-	167	MFT unit 2 FRT ch.1 zero detection interrupt
40		0,004	0	-	166	MFT unit 2 FRT ch.0 zero detection interrupt
			3	_	172	MFT unit 2 ICU ch.3 input edge detection interrupt
			2	_	171	MFT unit 2 ICU ch.2 input edge detection interrupt
50	34	0x0C8	1	_	170	MFT unit 2 ICU ch.1 input edge detection interrupt
			0	_	169	MFT unit 2 ICU ch.0 input edge detection interrupt
			5	_	178	MFT unit 2 OCU ch.5 match detection interrupt
	35 0x0CC		4	_	177	MFT unit 2 OCU ch.4 match detection interrupt
		3	_	176	MFT unit 2 OCU ch.3 match detection interrupt	
51		2	-	175	MFT unit 2 OCU ch.2 match detection interrupt	
			1	-	174	MFT unit 2 OCU ch.1 match detection interrupt
			0	-	173	MFT unit 2 OCU ch.0 match detection interrupt
			2	-	72	PPG ch.4 interrupt
52	36	0x0D0	1	-	71	PPG ch.2 interrupt
32	30	OXODO	0	_	70	PPG ch.0 interrupt
			2	_	75	PPG ch.12 interrupt
53	37	0x0D4	1	_	74	PPG ch.10 interrupt
55	01	0,0004	0	_	73	PPG ch.8 interrupt
			2	_	181	PPG ch.20 interrupt
54	38	0x0D8	1	_	180	PPG ch.18 interrupt
0-1		OXODO	0	-	179	PPG ch.16 interrupt
			1	_	17	Base timer ch.0 source 1 (IRQ1) interrupt
55	39	0x0DC	0	8	16	Base timer ch.0 source 0 (IRQ0) interrupt
			1	-	19	Base timer ch.1 source 1 (IRQ1) interrupt
56	40	0x0E0	0	-	18	Base timer ch.1 source 0 (IRQ0) interrupt
			1	-	21	Base timer ch.2 source 1 (IRQ1) interrupt
57	41	0x0E4	0	9	20	Base timer ch.2 source 0 (IRQ0) interrupt
			1	-	23	Base timer ch.3 source 1 (IRQ1) interrupt
58	42	0x0E8	0	_	22	Base timer ch.3 source 0 (IRQ0) interrupt
			1	_	25	Base timer ch.4 source 1 (IRQ1) interrupt
59	43	0x0EC	0	10	24	Base timer ch.4 source 0 (IRQ0) interrupt
			1	-	27	Base timer ch.5 source 1 (IRQ1) interrupt
60	44	0x0F0	0	_	26	Base timer ch.5 source 0 (IRQ0) interrupt
			1	_	29	Base timer ch.6 source 1 (IRQ1) interrupt
61	45	0x0F4	0	11	28	Base timer ch.6 source 0 (IRQ0) interrupt
	Ī	I				_ ===== into one occioo o (intego) intorrupt



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
60	46	0,000	1	-	31	Base timer ch.7 source 1 (IRQ1) interrupt
62	46	0x0F8	0	-	30	Base timer ch.7 source 0 (IRQ0) interrupt
00	47	0050	1	-	-	Dual timer ch.2 interrupt
63	47	0x0FC	0	-	-	Dual timer ch.1 interrupt
64	48	0x100	0	-	88	Watch counter interrupt
65	49	0x104	0	-	-	External bus error output interrupt
66	50	0x108	0	-	-	Real timer counter interrupt
67	51	0x10C	0	-	8	External pin interrupt ch.8
68	52	0x110	0	-	9	External pin interrupt ch.9
69	53	0x114	0	-	10	External pin interrupt ch.10
70	54	0x118	0	-	11	External pin interrupt ch.11
71	55	0x11C	0	-	12	External pin interrupt ch.12
72	56	0x120	0	-	13	External pin interrupt ch.13
73	57	0x124	0	-	14	External pin interrupt ch.14
74	58	0x128	0	-	15	External pin interrupt ch.15
			4	-	-	PLL of I ² S oscillation stabilization wait completion interrupt
			0			PLL of USB / Ethernet oscillation stabilization wait completion
7.5	50	0:400	3	-	-	interrupt
75	59	0x12C	2	-	-	Main PLL oscillation stabilization wait completion interrupt
			1	-	-	Sub clock oscillation stabilization wait completion interrupt
			0	-	-	Main clock oscillation stabilization wait completion interrupt
76	60	0x130	0	12	89	MFS ch.0 reception interrupt
77	61	0v424	1	-	-	MFS ch.0 status interrupt
77	61	0x134	0	13	90	MFS ch.0 transmission interrupt
78	62	0x138	0	14	91	MFS ch.1 reception interrupt
79	63	0x13C	1	-	-	MFS ch.1 status interrupt
79	03	UXTSC	0	15	92	MFS ch.1 transmission interrupt
80	64	0x140	0	16	93	MFS ch.2 reception interrupt
81	65	0x144	1	-	-	MFS ch.2 status interrupt
01	03	0.7144	0	17	94	MFS ch.2 transmission interrupt
82	66	0x148	0	18	95	MFS ch.3 reception interrupt
83	67	0x14C	1	-	-	MFS ch.3 status interrupt
05	01	0.7140	0	19	96	MFS ch.3 transmission interrupt
84	68	0x150	0	20	97	MFS ch.4 reception interrupt
85	69	0x154	1	-	-	MFS ch.4 status interrupt
00	00	0.715-4	0	21	98	MFS ch.4 transmission interrupt
86	70	0x158	0	22	99	MFS ch.5 reception interrupt
87	71	0x15C	1	-	-	MFS ch.5 status interrupt
01	, ,	0.130	0	23	100	MFS ch.5 transmission interrupt
88	72	0x160	0	24	101	MFS ch.6 reception interrupt
89	73	0x164	1	-	-	MFS ch.6 status interrupt
			0	25	102	MFS ch.6 transmission interrupt
90	74	0x168	0	26	103	MFS ch.7 reception interrupt
91	75	0x16C	1	-	-	MFS ch.7 status interrupt
	, 0	3,100	0	27	104	MFS ch.7 transmission interrupt
			4	-	-	A/D converter unit 0 range comparison result interrupt
			3	-	-	A/D converter unit 0 conversion result comparison interrupt
92	76	0x170	2	-	-	A/D converter unit 0 FIFO overrun interrupt
			1	5	111	A/D converter unit 0 scan conversion interrupt
			0	-	110	A/D converter unit 0 priority conversion interrupt



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
			4	-	-	A/D converter unit 1 range comparison result interrupt
			3	-	-	A/D converter unit 1 conversion result comparison interrupt
93	77	0x174	2	-	-	A/D converter unit 1 FIFO overrun interrupt
		-	1	6	113	A/D converter unit 1 scan conversion interrupt
			0	-	112	A/D converter unit 1 priority conversion interrupt
			4	4	109	USB ch.0 function endpoint 5 DRQ interrupt
0.4	70	0.470	3	3	108	USB ch.0 function endpoint 4 DRQ interrupt
94	78	0x178	2	2	107	USB ch.0 function endpoint 3 DRQ interrupt
			1	1	106	USB ch.0 function endpoint 2 DRQ interrupt
			0	0	105	USB ch.0 function endpoint 1 DRQ interrupt
			5	-	-	USB ch.0 host SOFIRQ interrupt
						USB ch.0 host CMPIRQ interrupt
						USB ch.0 host DIRQ interrupt USB ch.0 host URIRQ interrupt
			4	-	-	USB ch.0 host RWKIRQ interrupt
						USB ch.0 host CNNIRQ interrupt
05	70	0.470	3	-	-	USB ch.0 function SPK interrupt
95	79	0x17C				USB ch.0 function SUSP interrupt
						USB ch.0 function SOF interrupt
			2	-	-	USB ch.0 function BRST interrupt
						USB ch.0 function CONF interrupt
			1	_	_	USB ch.0 function WKUP interrupt USB ch.0 function endpoint 0 DRQO interrupt
			0	-	_	USB ch.0 function endpoint 0 DRQI interrupt
96	80	0x180	0	-	-	CAN ch.0 interrupt
			4	-	-	CAN-FD1 interrupt
			3	-	-	CAN-FD0 interrupt
97	81	0x184	2	-	-	CAN-FD single bit error interrupt
			1	-	-	CAN-FD double bit error interrupt
			0	-	-	CAN ch.1 interrupt
			2	-	-	Ethernet ch.0 LPI interrupt
98	82	0x188	1	-	-	Ethernet ch.0 PMT interrupt
			0	-	-	Ethernet ch.0 SBD interrupt
99	83	0x18C	0	-	-	DMAC ch.0 interrupt
100	84	0x190	0	-	-	DMAC ch.1 interrupt
101	85	0x194	0	-	-	DMAC ch.2 interrupt
102	86	0x198	0	-	_	DMAC ch.3 interrupt
103	87	0x19C	0	-	_	DMAC ch.4 interrupt
104	88	0x1A0	0	-	-	DMAC ch.5 interrupt
105	89	0x1A4	0	-	-	DMAC ch.6 interrupt
106	90	0x1A8	0	-	-	DMAC ch.7 interrupt
			1	-	-	DSTC ERINT interrupt
107	91	0x1AC	0	-	-	DSTC SWINT interrupt
			3	-	131	External pin interrupt ch.19
			2	_	130	External pin interrupt ch.18
108	92	0x1B0	1	-	129	External pin interrupt ch.17
			0	_	128	External pin interrupt ch.16
)		120	External pill interrupt on 10



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
			3	-	135	External pin interrupt ch.23
400			2	-	134	External pin interrupt ch.22
109	09 93	0x1B4	1	-	133	External pin interrupt ch.21
			0	-	132	External pin interrupt ch.20
			3	-	139	External pin interrupt ch.27
440	0.4	0:400	2	-	138	External pin interrupt ch.26
110	94	0x1B8	1	-	137	External pin interrupt ch.25
			0	-	136	External pin interrupt ch.24
			3	-	143	External pin interrupt ch.31
444	0.5	0::400	2	-	142	External pin interrupt ch.30
111	95	0x1BC	1	-	141	External pin interrupt ch.29
			0	-	140	External pin interrupt ch.28
			5	-	187	QPRC ch.2 PC match & RC match interrupt
			4	-	186	QPRC ch.2 out-of-range interrupt
			3	-	185	QPRC ch.2 count inversion interrupt
						QPRC ch.2 overflow interrupt
112	96	0x1C0	2	_	184	QPRC ch.2 underflow interrupt
						QPRC ch.2 zero index interrupt
			1	_	183	QPRC ch.2 PC & RC match interrupt
			0	_	182	QPRC ch.2 PC match interrupt
			5	_	193	QPRC ch.3 PC match & RC match interrupt
			4	_	192	QPRC ch.3 out-of-range interrupt
				_		
			3	-	191	QPRC ch.3 count inversion interrupt
113	97	0x1C4	2			QPRC ch.3 overflow interrupt
			2	-	190	QPRC ch.3 underflow interrupt
						QPRC ch.3 zero index interrupt
			1	-	189	QPRC ch.3 PC & RC match interrupt
			0	-	188	QPRC ch.3 PC match interrupt
114	98	0x1C8	1	-	145	Base timer ch.8 source 1 (IRQ1) interrupt
114	90	0.100	0	-	144	Base timer ch.8 source 0 (IRQ0) interrupt
115	99	0x1CC	1	-	147	Base timer ch.9 source 1 (IRQ1) interrupt
110	33	0.00	0	-	146	Base timer ch.9 source 0 (IRQ0) interrupt
116	100	0x1D0	1	-	149	Base timer ch.10 source 1 (IRQ1) interrupt
110	100	0.7100	0	-	148	Base timer ch.10 source 0 (IRQ0) interrupt
117	101	0x1D4	1	-	151	Base timer ch.11 source 1 (IRQ1) interrupt
			0	-	150	Base timer ch.11 source 0 (IRQ0) interrupt
			7	-	159	Base timer ch.15 source 1 (IRQ1) interrupt
			6	-	158	Base timer ch.15 source 0 (IRQ0) interrupt
			5	-	157	Base timer ch.14 source 1 (IRQ1) interrupt
118	102	0x1D8	4	-	156	Base timer ch.14 source 0 (IRQ0) interrupt
			3	-	155	Base timer ch.13 source 1 (IRQ1) interrupt
			2	-	154	Base timer ch.13 source 0 (IRQ0) interrupt
			1	-	153	Base timer ch.12 source 1 (IRQ1) interrupt Base timer ch.12 source 0 (IRQ0) interrupt
119	103	0x1DC	0	-	152 194	MFS ch.8 reception interrupt
	100		1	-	-	MFS ch.8 status interrupt
120	104	0x1E0	0	-	195	MFS ch.8 transmission interrupt
121	105	0x1E4	0	-	196	MFS ch.9 reception interrupt
			1	-	-	MFS ch.9 status interrupt
122	106	0x1E8	0	-	197	MFS ch.9 transmission interrupt



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
123	107	0x1EC	0	-	198	MFS ch.10 reception interrupt
		=.	1	-	-	MFS ch.10 status interrupt
124	108	0x1F0	0	-	199	MFS ch.10 transmission interrupt
125	109	0x1F4	0	-	200	MFS ch.11 reception interrupt
400	440	0.450	1	-	-	MFS ch.11 status interrupt
126	110	0x1F8	0	-	201	MFS ch.11 transmission interrupt
			4	-	-	A/D converter unit 2 range comparison result interrupt
			3	-	-	A/D converter unit 2 conversion result comparison interrupt
127	111	0x1FC	2	-	-	A/D converter unit 2 FIFO overrun interrupt
			1	7	115	A/D converter unit 2 scan conversion interrupt
			0	-	114	A/D converter unit 2 priority conversion interrupt
			5	-	*	DSTC-HWINT[223] (CAN-FD)
			4	-	*	DSTC-HWINT[222] (Programmable CRC)
			3	-	*	DSTC-HWINT[221] (Hi-Speed Quad SPI transmission)
128	112	0x200	2	-	*	DSTC-HWINT[220] (Hi-Speed Quad SPI reception)
			1	-	*	DSTC-HWINT[219] (I ² S transmission)
			0	-	*	DSTC-HWINT[218] (I ² S reception)
			5	-	-	HDMI-CEC remote control reception ch.0 interrupt
			4	-	206	USB ch.1 function endpoint 5 DRQ interrupt
			3	-	205	USB ch.1 function endpoint 4 DRQ interrupt
129	113	0x204	2	-	204	USB ch.1 function endpoint 3 DRQ interrupt
			1	-	203	USB ch.1 function endpoint 2 DRQ interrupt
			0	-	202	USB ch.1 function endpoint 1 DRQ interrupt
			6	-	-	HDMI-CEC remote control reception ch.1 interrupt
			_			USB ch.1 host SOFIRQ interrupt
			5	-	-	USB ch.1 host CMPIRQ interrupt
						USB ch.1 host DIRQ interrupt
			4			USB ch.1 host URIRQ interrupt
			4	-	-	USB ch.1 host RWKIRQ interrupt
						USB ch.1 host CNNIRQ interrupt
130	114	0x208	3	-	-	USB ch.0 function SPK interrupt
						USB ch.1 function SUSP interrupt
						USB ch.1 function SOF interrupt
			2	-	-	USB ch.1 function BRST interrupt
						USB ch.1 function CONF interrupt
						USB ch.1 function WKUP interrupt
			1	-	-	USB ch.1 function endpoint 0 DRQO interrupt
			0	-	-	USB ch.1 function endpoint 0 DRQI interrupt
			2	-	-	Hi-Speed Quad SPI fault detection interrupt
131	115	0x20C	1	-	-	Hi-Speed Quad SPI transmission interrupt
460	440	0.010	0	-	-	Hi-Speed Quad SPI reception interrupt
132	116	0x210	0	-	-	Reserved
			4	-	-	Smart Card Interface ch.1 interrupt
400	447	0.011	3	-	-	Smart Card Interface ch.1 interrupt
133	117	0x214	2	-	-	Reserved Programmable CRC interrupt
			1	-	-	Programmable CRC interrupt
			0	-	-	I ² S interrupt
134	118	0x218	1	-	-	SD card interrupt
125	110	0v24.0	0	-	-	Aggregation of all SD I/F interrupt sources
135	119	0x21C	0	-		Flash I/F
136	120	0x220	0	-	209	MFS ch.12 reception interrupt
137	121	0x224	1	-	- 210	MFS ch.12 status interrupt
			0	-	210	MFS ch.12 transmission interrupt

CHAPTER 8: Interrupts



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
138	122	0x228	0	-	211	MFS ch.13 reception interrupt
139	123	0x22C	1	-	-	MFS ch.13 status interrupt
139	123	UXZZC	0	-	212	MFS ch.13 transmission interrupt
140	124	0x230	0	-	213	MFS ch.14 reception interrupt
141	125	0004	1	-	-	MFS ch.14 status interrupt
141	125	0x234	0	-	214	MFS ch.14 transmission interrupt
142	126	0x238	0	-	215	MFS ch.15 reception interrupt
142	107	0,220	1	-	-	MFS ch.15 status interrupt
143	127	0x23C	0	-	216	MFS ch.15 transmission interrupt



Table 3-2 List of Exception Sources and Interrupt Sources (TYPE4-M4 Product)

Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
0	-	0x000	-	-	-	(Stack pointer initial value)
1	-	0x004	-	-	-	Reset
0		0000	0	-	-	Non-maskable interrupt (NMI)
2	-	0x008	1	-	-	Hardware watchdog timer interrupt
3	-	0x00C	-	-	-	Hard fault
4	-	0x010	-	-	-	Mem manage fault
5	-	0x014	-	-	-	Bus fault
6	-	0x018	-	-	-	Usage fault
7 to 10	-	0x01C to 0x02B	1	-	-	Reserved
11	-	0x02C	-	=	-	SVCall (supervisor call)
12	-	0x030	-	=	-	Debug monitor
13	-	0x034	-	-	-	Reserved
14	-	0x038	-	=	-	PendSV
15	-	0x03C	-	-	-	SysTick
16	0	0x040	0	-	-	Anomalous frequency detection interrupt by Clock supervisor (FCS)
17	1	0x044	0	-	-	Software watchdog timer interrupt
18	2	0x048	0	-	-	Low-voltage detection (LVD) interrupt
19	3	0x04C	15-0	-	-	Relocate interrupt (selected by the IRQ003SEL Register)
20	4	0x050	15-0	-	-	Relocate interrupt (selected by the IRQ004SEL Register)
21	5	0x054	15-0	-	-	Relocate interrupt (selected by the IRQ005SEL Register)
22	6	0x058	15-0	-	-	Relocate interrupt (selected by the IRQ006SEL Register)
23	7	0x05C	15-0	-	-	Relocate interrupt (selected by the IRQ007SEL Register)
24	8	0x060	15-0	-	-	Relocate interrupt (selected by the IRQ008SEL Register)
25	9	0x064	15-0	-	-	Relocate interrupt (selected by the IRQ009SEL Register)
26	10	0x068	15-0	-	-	Relocate interrupt (selected by the IRQ010SEL Register)
27	11	0x06C	0	28	0	External pin interrupt ch.0
28	12	0x070	0	29	1	External pin interrupt ch.1
29	13	0x074	0	30	2	External pin interrupt ch.2
30	14	0x078	0	31	3	External pin interrupt ch.3
31	15	0x07C	0	-	4	External pin interrupt ch.4
32	16	0x080	0	-	5	External pin interrupt ch.5
33	17	0x084	0	-	6	External pin interrupt ch.6
34	18	0x088	0	-	7	External pin interrupt ch.7
			5	-	81	QPRC ch.0 PC match & RC match interrupt
			4	-	80	QPRC ch.0 out-of-range interrupt
			3	=	79	QPRC ch.0 count inversion interrupt
35	19	0x08C		_		QPRC ch.0 overflow interrupt
33	19	UXUOC	2	-	78	QPRC ch.0 underflow interrupt
						QPRC ch.0 zero index interrupt
			1	-	77	QPRC ch.0 PC & RC match interrupt
			0		76	QPRC ch.0 PC match interrupt



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
36	20	0x090	-	-	-	Reserved
			3	-	34	MFT unit 0 WFG timer 54 interrupt
07	04	0::004	2	-	33	MFT unit 0 WFG timer 32 interrupt
37	21	0x094	1	-	32	MFT unit 0 WFG timer 10 interrupt
			0	-	-	MFT unit 0 DTIF (motor emergency stop) interrupt
38	22	0x098	-	-	-	Reserved
39	23	0x09C	-	-	i	Reserved
			2	-	37	MFT unit 0 FRT ch.2 peak value detection interrupt
40	24	0x0A0	1	-	36	MFT unit 0 FRT ch.1 peak value detection interrupt
			0	-	35	MFT unit 0 FRT ch.0 peak value detection interrupt
			2	-	40	MFT unit 0 FRT ch.2 zero detection interrupt
41	25	0x0A4	1	-	39	MFT unit 0 FRT ch.1 zero detection interrupt
			0	-	38	MFT unit 0 FRT ch.0 zero detection interrupt
			3	-	44	MFT unit 0 ICU ch.3 input edge detection interrupt
40	00	0040	2	-	43	MFT unit 0 ICU ch.2 input edge detection interrupt
42	26	0x0A8	1	-	42	MFT unit 0 ICU ch.1 input edge detection interrupt
			0	-	41	MFT unit 0 ICU ch.0 input edge detection interrupt
			5	-	50	MFT unit 0 OCU ch.5 match detection interrupt
			4	-	49	MFT unit 0 OCU ch.4 match detection interrupt
40	07	0x0AC	3	-	48	MFT unit 0 OCU ch.3 match detection interrupt
43	27		2	-	47	MFT unit 0 OCU ch.2 match detection interrupt
			1	-	46	MFT unit 0 OCU ch.1 match detection interrupt
			0	-	45	MFT unit 0 OCU ch.0 match detection interrupt
44	28	0x0B0	-	-	-	Reserved
45	29	0x0B4	-	-	-	Reserved
46	30	0x0B8	-	-	-	Reserved
47	31	0x0BC	-	-	1	Reserved
48	32	0x0C0	•	-	1	Reserved
49	33	0x0C4	•	-	1	Reserved
50	34	0x0C8	-	-	ı	Reserved
51	35	0x0CC	•	ı	ı	Reserved
			2	ı	72	PPG ch.4 interrupt
52	36	0x0D0	1	ı	71	PPG ch.2 interrupt
			0	ı	70	PPG ch.0 interrupt
53	37	0x0D4	•	ı	ı	Reserved
54	38	0x0D8	-	-	-	Reserved
55	39	0x0DC	1	-	17	Base timer ch.0 source 1 (IRQ1) interrupt
55	Jy	UXUDC	0	8	16	Base timer ch.0 source 0 (IRQ0) interrupt
56	40	0.050	1	-	19	Base timer ch.1 source 1 (IRQ1) interrupt
56	40	0x0E0	0	-	18	Base timer ch.1 source 0 (IRQ0) interrupt
<u> </u>	14	0.054	1	-	21	Base timer ch.2 source 1 (IRQ1) interrupt
57	41	0x0E4	0	9	20	Base timer ch.2 source 0 (IRQ0) interrupt
E0.	40	0.050	1	-	23	Base timer ch.3 source 1 (IRQ1) interrupt
58	42	0x0E8	0	-	22	Base timer ch.3 source 0 (IRQ0) interrupt



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
			1	-	25	Base timer ch.4 source 1 (IRQ1) interrupt
59	43	0x0EC	0	10	24	Base timer ch.4 source 0 (IRQ0) interrupt
00	4.4	44 0.050	1	-	27	Base timer ch.5 source 1 (IRQ1) interrupt
60	44	0x0F0	0	-	26	Base timer ch.5 source 0 (IRQ0) interrupt
64	45	0.054	1	-	29	Base timer ch.6 source 1 (IRQ1) interrupt
61	45	0x0F4	0	11	28	Base timer ch.6 source 0 (IRQ0) interrupt
60	46	0,000	1	-	31	Base timer ch.7 source 1 (IRQ1) interrupt
62	46	0x0F8	0	-	30	Base timer ch.7 source 0 (IRQ0) interrupt
63	47	0x0FC	1	-	-	Dual timer ch.2 interrupt
03	47	UXUFC	0	-	ı	Dual timer ch.1 interrupt
64	48	0x100	0	-	88	Watch counter interrupt
65	49	0x104	1	-	-	GDC SDRAM-IF interrupt
00	43	0.710-4	0	-	-	External bus error output interrupt
66	50	0x108	0	-	-	Real timer counter interrupt
67	51	0x10C	0	-	8	External pin interrupt ch.8
68	52	0x110	0	-	9	External pin interrupt ch.9
69	53	0x114	0	-	10	External pin interrupt ch.10
70	54	0x118	0	-	11	External pin interrupt ch.11
71	55	0x11C	0	-	12	External pin interrupt ch.12
72	56	0x120	0	-	13	External pin interrupt ch.13
73	57	0x124	0	-	14	External pin interrupt ch.14
74	58	0x128	0	-	15	External pin interrupt ch.15
		5	-	-	PLL of GDC oscillation stabilization wait completion interrupt	
			4	-	-	PLL of I2S oscillation stabilization wait completion interrupt
75	59	0x12C	3	-	-	PLL of USB / Ethernet oscillation stabilization wait completion interrupt
, 0	00	0.7120	2	-	-	Main PLL oscillation stabilization wait completion interrupt
			1	-	-	Sub clock oscillation stabilization wait completion interrupt
			0	-	-	Main clock oscillation stabilization wait completion interrupt
76	60	0x130	0	12	89	MFS ch.0 reception interrupt
77	61	0x134	1	-	-	MFS ch.0 status interrupt
			0	13	90	MFS ch.0 transmission interrupt
78	62	0x138	0	14	91	MFS ch.1 reception interrupt
79	63	0x13C	1	-	-	MFS ch.1 status interrupt
			0	15	92	MFS ch.1 transmission interrupt
80	64	0x140	0	16	93	MFS ch.2 reception interrupt
81	65	0x144	1	-	-	MFS ch.2 status interrupt
		O X	0	17	94	MFS ch.2 transmission interrupt
82	66	0x148	0	18	95	MFS ch.3 reception interrupt
83	67	0x14C	1	-	-	MFS ch.3 status interrupt
			0	19	96	MFS ch.3 transmission interrupt
84	68	0x150	0	20	97	MFS ch.4 reception interrupt
85	69	0x154	1	-	-	MFS ch.4 status interrupt
		001	0	21	98	MFS ch.4 transmission interrupt



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source	
86	70	0x158	0	22	99	MFS ch.5 reception interrupt	
0.7	74	0:450	1	-	-	MFS ch.5 status interrupt	
87	71	0x15C	0	23	100	MFS ch.5 transmission interrupt	
88	72	0x160	0	24	101	MFS ch.6 reception interrupt	
	70	0.404	1	-	-	MFS ch.6 status interrupt	
89	73	0x164	0	25	102	MFS ch.6 transmission interrupt	
90	74	0x168	0	26	103	MFS ch.7 reception interrupt	
0.4	7.5	0.400	1	-	-	MFS ch.7 status interrupt	
91	75	0x16C	0	27	104	MFS ch.7 transmission interrupt	
			4	-	-	A/D converter unit 0 range comparison result interrupt	
			3	-	-	A/D converter unit 0 conversion result comparison interrupt	
92	76	0x170	2	-	-	A/D converter unit 0 FIFO overrun interrupt	
			1	5	111	A/D converter unit 0 scan conversion interrupt	
			0	-	110	A/D converter unit 0 priority conversion interrupt	
			4	-	-	A/D converter unit 1 range comparison result interrupt	
			3	-	-	A/D converter unit 1 conversion result comparison interrupt	
93	77	0x174	2	-	-	A/D converter unit 1 FIFO overrun interrupt	
			1	6	113	A/D converter unit 1 scan conversion interrupt	
			0	-	112	A/D converter unit 1 priority conversion interrupt	
				4	4	109	USB ch.0 function endpoint 5 DRQ interrupt
			3	3	108	USB ch.0 function endpoint 4 DRQ interrupt	
94	78	0x178	2	2	107	USB ch.0 function endpoint 3 DRQ interrupt	
			1	1	106	USB ch.0 function endpoint 2 DRQ interrupt	
			0	0	105	USB ch.0 function endpoint 1 DRQ interrupt	
			_			USB ch.0 host SOFIRQ interrupt	
			5	-	-	USB ch.0 host CMPIRQ interrupt	
						USB ch.0 host DIRQ interrupt	
			4		-	USB ch.0 host URIRQ interrupt	
			4	-		USB ch.0 host RWKIRQ interrupt	
						USB ch.0 host CNNIRQ interrupt	
95	79	0x17C	3	-	-	USB ch.0 function SPK interrupt	
95	73	0.170				USB ch.0 function SUSP interrupt	
						USB ch.0 function SOF interrupt	
			2	-	-	USB ch.0 function BRST interrupt	
						USB ch.0 function CONF interrupt	
						USB ch.0 function WKUP interrupt	
			1	-	-	USB ch.0 function endpoint 0 DRQO interrupt	
			0	-	-	USB ch.0 function endpoint 0 DRQI interrupt	
96	80	0x180	-	-	-	Reserved	
			4	-	-	CAN-FD1 interrupt	
			3	-	-	CAN-FD0 interrupt	
97	81	0x184	2	-	-	CAN-FD single bit error interrupt	
			1	-	-	CAN-FD double bit error interrupt	
			0	-	-	Reserved	



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source
98	82	0x188	-	=	-	Reserved
99	83	0x18C	0	=	-	DMAC ch.0 interrupt
100	84	0x190	0	-	-	DMAC ch.1 interrupt
101	85	0x194	0	-	-	DMAC ch.2 interrupt
102	86	0x198	0	-	-	DMAC ch.3 interrupt
103	87	0x19C	0	-	-	DMAC ch.4 interrupt
104	88	0x1A0	0	-	-	DMAC ch.5 interrupt
105	89	0x1A4	0	-	-	DMAC ch.6 interrupt
106	90	0x1A8	0	-	ı	DMAC ch.7 interrupt
107	01	0×4.4.0	1	-	-	DSTC ERINT interrupt
107	91	0x1AC	0	=	-	DSTC SWINT interrupt
108	92	0x1B0	8	-	ı	GDC CommandSequencer interrupt
109	93	0x1B4	8	-	ı	GDC BlitEngine interrupt
110	94	0x1B8	8	-	-	GDC DrawingEngine interrupt
111	95	0x1BC	8	-	-	GDC ContentStream0 interrupt
112	96	0x1C0	8	-	-	GDC SafetyStream0 interrupt
113	97	0x1C4	8	ı	1	GDC DisplayStream0 interrupt
114	98	0x1C8	8	-	ı	GDC Signature0 interrupt
115	99	0x1CC	8	=	ı	GDC Display0_Sync0 interrupt
116	100	0x1D0	8	=	п	GDC Display0_Sync1 interrupt
117	101	0x1D4	8	=	-	GDC ContentStream1 interrupt
118	102	0x1D8	8	-	ı	GDC SafetyStream1 interrupt
119	103	0x1DC	8	1	ı	GDC DisplayStream1 interrupt
120	104	0x1E0	8	=	-	GDC Signature1 interrupt
121	105	0x1E4	8	-	ı	GDC Display1_Sync0 interrupt
122	106	0x1E8	8	-	-	GDC Display1_Sync1 interrupt
123	107	0x1EC	8	-	-	GDC CapturePlane0 interrupt
124	108	0x1F0	8	-	-	GDC DisplayPlane0 interrupt
125	109	0x1F4	8	-	-	GDC StorageStream0 interrupt
126	110	0x1F8	8	-	-	GDC Histogram interrupt
127	111	0x1FC	-	-	-	Reserved
			9	-	*	DSTC-HWINT[125] (GDC HS-SPICNT transmission)
			8	-	*	DSTC-HWINT[124] (GDC HS-SPICNT reception)
			7	-	*	DSTC-HWINT[123] (I ² S ch.1 transmission)
			6	-	*	DSTC-HWINT[122] (I ² S ch.1 reception)
128	112	0×200	5	-	*	DSTC-HWINT[127](CAN-FD)
120	114	0x200	4	-	*	DSTC-HWINT[126] (Programmable CRC)
			3	1	-	Reserved
			2	-	-	Reserved
		-	1	1	*	DSTC-HWINT[121] (I ² S ch.0 transmission)
			0	=	*	DSTC-HWINT[120] (I ² S ch.0 reception)
129	113	0x204	-	-	-	Reserved
130	114	0x208	-	-	-	Reserved

CHAPTER 8: Interrupts



Exc. No.	IRQ no.	Vector Offset	bit	DMAC	DSTC	Exception and Interrupt Source	
131	115	0x20C	-	-	-	Reserved	
132	116	0x210	-	-	-	Reserved	
			2	-	-	I ² S ch.1 interrupt	
133	117	0x214	1	-	-	Programmable CRC interrupt	
			0	-	-	I ² S ch.0 interrupt	
134	118	0x218	1	-	-	SD card interrupt	
134	110	UX216	0	-	-	Aggregation of all SD I/F interrupt sources	
135	119	0x21C	0	-	-	Flash I/F	
136	120	0x220	8	-	-	GDC HS-SPICNT reception interrupt	
137	121	0x224	8	-	-	GDC HS-SPICNT transmission interrupt	
138	122	0x228	8	-	-	GDC HS-SPICNT fault detection interrupt	
139	123	0x22C	8	-	-	GDC HyperBus Interface interrupt	
140	124	0x230	-	-	-	Reserved	
141	125	0x234	-	-	-	Reserved	
142	126	0x238	-	-	-	Reserved	
143	127	0x23C	-	-	-	Reserved	



DMA Transfer Request Signals Input to DMAC

Table 3-3 shows the interrupt signal names input as DMA transfer request signals to the DMAC. Numbers in the table correspond to the bit numbers of the DRQSEL Register (IDREQ numbers of the DMAC).

Table 3-3 List of DMA Transfer Request Signals Input to DMAC

Table 3-3 List of DMA Transfer Request Signals Input to DMAC					
Number	Interrupt Signal Name				
0	USB ch.0 function endpoint 1 DRQ interrupt				
1	USB ch.0 function endpoint 2 DRQ interrupt				
2	USB ch.0 function endpoint 3 DRQ interrupt				
3	USB ch.0 function endpoint 4 DRQ interrupt				
4	USB ch.0 function endpoint 5 DRQ interrupt				
5	A/D converter unit 0 scan conversion interrupt				
6	A/D converter unit 1 scan conversion interrupt				
7	A/D converter unit 2 scan conversion interrupt				
8	Base timer ch.0 source 0 (IRQ0) interrupt				
9	Base timer ch.2 source 0 (IRQ0) interrupt				
10	Base timer ch.4 source 0 (IRQ0) interrupt				
11	Base timer ch.6 source 0 (IRQ0) interrupt				
12	MFS ch.0 reception interrupt				
13	MFS ch.0 transmission interrupt				
14	MFS ch.1 reception interrupt				
15	MFS ch.1 transmission interrupt				
16	MFS ch.2 reception interrupt				
17	MFS ch.2 transmission interrupt				
18	MFS ch.3 reception interrupt				
19	MFS ch.3 transmission interrupt				
20	MFS ch.4 reception interrupt				
21	MFS ch.4 transmission interrupt				
22	MFS ch.5 reception interrupt				
23	MFS ch.5 transmission interrupt				
24	MFS ch.6 reception interrupt				
25	MFS ch.6 transmission interrupt				
26	MFS ch.7 reception interrupt				
27	MFS ch.7 transmission interrupt				
28	External pin interrupt ch.0				
29	External pin interrupt ch.1				
30	External pin interrupt ch.2				
31	External pin interrupt ch.3				



DMA Transfer Request Signals Input to DSTC

Table 3-4 (TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 Products) and Table 3-5 (TYPE4-M4 Product) show interrupt signal names input as DMA transfer request signals to the DSTC. Numbers in the table correspond to the numbers of the DREQENB[n] Registers of the DSTC. In case of Separated type peripheral, it is described as DMA request signals name (Speparated)

Table 3-4 List of Interrupt Signals Input to DSTC (TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 Products)

Number	PE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 Products) Interrupt Signal Name
	1 0
0	External pin interrupt ch.0
2	External pin interrupt ch.1 External pin interrupt ch.2
3	External pin interrupt ch.2 External pin interrupt ch.3
4	External pin interrupt ch.4
5	
	External pin interrupt ch.5
7	External pin interrupt ch.6
	External pin interrupt ch.7 External pin interrupt ch.8
8	
9	External pin interrupt ch.9
10	External pin interrupt ch.10
11	External pin interrupt ch.11
12	External pin interrupt ch.12
13	External pin interrupt ch.13
14	External pin interrupt ch.14
15	External pin interrupt ch.15
16	Base timer ch.0 source 0 (IRQ0) interrupt
17	Base timer ch.0 source 1 (IRQ1) interrupt
18	Base timer ch.1 source 0 (IRQ0) interrupt
19	Base timer ch.1 source 1 (IRQ1) interrupt
20	Base timer ch.2 source 0 (IRQ0) interrupt
21	Base timer ch.2 source 1 (IRQ1) interrupt
22	Base timer ch.3 source 0 (IRQ0) interrupt
23	Base timer ch.3 source 1 (IRQ1) interrupt
24	Base timer ch.4 source 0 (IRQ0) interrupt
	Base timer ch.4 source 1 (IRQ1) interrupt
26	Base timer ch.5 source 0 (IRQ0) interrupt
27 28	Base timer ch.5 source 1 (IRQ1) interrupt
	Base timer ch.6 source 0 (IRQ0) interrupt
29	Base timer ch.6 source 1 (IRQ1) interrupt
30	Base timer ch.7 source 0 (IRQ0) interrupt
31	Base timer ch.7 source 1 (IRQ1) interrupt MFT unit 0 WFG timer 10 interrupt
33	·
34	MFT unit 0 WFG timer 32 interrupt MFT unit 0 WFG timer 54 interrupt
	MFT unit 0 WFG timer 54 interrupt MFT unit 0 FRT ch.0 peak value detection interrupt
35 36	
37	MFT unit 0 FRT ch.1 peak value detection interrupt MFT unit 0 FRT ch.2 peak value detection interrupt
38	MFT unit 0 FRT ch.2 peak value detection interrupt MFT unit 0 FRT ch.0 zero detection interrupt
39	MFT unit 0 FRT ch.0 zero detection interrupt
40	MFT unit 0 FRT ch.1 Zero detection interrupt MFT unit 0 FRT ch.2 zero detection interrupt
41	MFT unit 0 ICU ch.0 input edge detection interrupt
42	MFT unit 0 ICU ch.1 input edge detection interrupt
43	MFT unit 0 ICU ch.2 input edge detection interrupt
44	MFT unit 0 ICU ch.3 input edge detection interrupt
44	I will a title too ones input eage detection intentupt



Number	Interrupt Signal Name
45	MFT unit 0 OCU ch.0 match detection interrupt
46	MFT unit 0 OCU ch.1 match detection interrupt
47	MFT unit 0 OCU ch.2 match detection interrupt
48	MFT unit 0 OCU ch.3 match detection interrupt
49	MFT unit 0 OCU ch.4 match detection interrupt
50	MFT unit 0 OCU ch.5 match detection interrupt
51	MFT unit 1 WFG timer 10 interrupt
52	MFT unit 1 WFG timer 32 interrupt
53	MFT unit 1 WFG timer 54 interrupt
54	MFT unit 1 FRT ch.0 peak value detection interrupt
55	MFT unit 1 FRT ch.1 peak value detection interrupt
56	MFT unit 1 FRT ch.2 peak value detection interrupt
57	MFT unit 1 FRT ch.0 zero detection interrupt
58	MFT unit 1 FRT ch.1 zero detection interrupt
59	MFT unit 1 FRT ch.2 zero detection interrupt
60	MFT unit 1 ICU ch.0 input edge detection interrupt
61	MFT unit 1 ICU ch.1 input edge detection interrupt
62	MFT unit 1 ICU ch.2 input edge detection interrupt
63	MFT unit 1 ICU ch.3 input edge detection interrupt
64	MFT unit 1 OCU ch.0 match detection interrupt
65	MFT unit 1 OCU ch.1 match detection interrupt
66	MFT unit 1 OCU ch.2 match detection interrupt
67	MFT unit 1 OCU ch.3 match detection interrupt
68	MFT unit 1 OCU ch.4 match detection interrupt
69	MFT unit 1 OCU ch.5 match detection interrupt
70	PPG ch.0 interrupt
71	PPG ch.2 interrupt
72	PPG ch.4 interrupt
73	PPG ch.8 interrupt
74	PPG ch.10 interrupt
75	PPG ch.12 interrupt
76	QPRC ch.0 PC match interrupt
77	QPRC ch.0 PC & RC match interrupt
78	QPRC ch.0 overflow / underflow / zero index interrupt
79	QPRC ch.0 count inversion interrupt
80	QPRC ch.0 out-of-range interrupt
81	QPRC ch.0 PC match & RC match interrupt
82	QPRC ch.1 PC match interrupt
83	QPRC ch.1 PC & RC match interrupt
84	QPRC ch.1 overflow / underflow / zero index interrupt
85	QPRC ch.1 count inversion interrupt
86	QPRC ch.1 out-of-range interrupt
87	QPRC ch.1 PC match & RC match interrupt
88	Watch counter interrupt
89	MFS ch.0 reception interrupt
90	MFS ch.0 transmission interrupt
91	MFS ch.1 reception interrupt
92	MFS ch.1 transmission interrupt
93	MFS ch.2 reception interrupt
94	MFS ch.2 transmission interrupt
95	MFS ch.3 reception interrupt
96	MFS ch.3 transmission interrupt
97	MFS ch.4 reception interrupt
<u>_</u>	Time Time Topping minerals



Number	Interrupt Signal Name
98	MFS ch.4 transmission interrupt
99	MFS ch.5 reception interrupt
100	MFS ch.5 transmission interrupt
101	MFS ch.6 reception interrupt
102	MFS ch.6 transmission interrupt
103	MFS ch.7 reception interrupt
104	MFS ch.7 transmission interrupt
105	USB ch.0 function endpoint 1 DRQ interrupt
106	USB ch.0 function endpoint 2 DRQ interrupt
107	USB ch.0 function endpoint 3 DRQ interrupt
108	USB ch.0 function endpoint 4 DRQ interrupt
109	USB ch.0 function endpoint 5 DRQ interrupt
110	A/D converter unit 0 priority conversion interrupt
111	A/D converter unit 0 scan conversion interrupt
112	A/D converter unit 1 priority conversion interrupt
113	A/D converter unit 1 scan conversion interrupt
114	A/D converter unit 2 priority conversion interrupt
115	A/D converter unit 2 scan conversion interrupt
116 to 127	Reserved
128	External pin interrupt ch.16
129	External pin interrupt ch.17
130	External pin interrupt ch.18
131	External pin interrupt ch.19
132	External pin interrupt ch.20
133	External pin interrupt ch.21
134	External pin interrupt ch.22
135	External pin interrupt ch.23
136	External pin interrupt ch.24
137	External pin interrupt ch.25
138	External pin interrupt ch.26
139	External pin interrupt ch.27
140	External pin interrupt ch.28
141	External pin interrupt ch.29
142	External pin interrupt ch.30
143	External pin interrupt ch.31
144	Base timer ch.8 source 0 (IRQ0) interrupt
145	Base timer ch.8 source 1 (IRQ1) interrupt
146	Base timer ch.9 source 0 (IRQ0) interrupt
147	Base timer ch.9 source 1 (IRQ1) interrupt
148	Base timer ch.10 source 0 (IRQ0) interrupt
149	Base timer ch.10 source 1 (IRQ1) interrupt
150	Base timer ch.11 source 0 (IRQ0) interrupt
151	Base timer ch.11 source 1 (IRQ1) interrupt
152	Base timer ch.12 source 0 (IRQ0) interrupt
153	Base timer ch.12 source 1 (IRQ1) interrupt
154	Base timer ch.13 source 0 (IRQ0) interrupt
155	Base timer ch.13 source 1 (IRQ1) interrupt
156	Base timer ch.14 source 0 (IRQ0) interrupt
157	Base timer ch.14 source 1 (IRQ1) interrupt
158	Base timer ch.15 source 0 (IRQ0) interrupt
159	Base timer ch.15 source 1 (IRQ1) interrupt
160	MFT unit 2 WFG timer 10 interrupt
161	MFT unit 2 WFG timer 32 interrupt



162 MFT unit 2 WFG timer 54 interrupt 163 MFT unit 2 FRT ch.1 peak value detection interrupt 164 MFT unit 2 FRT ch.1 peak value detection interrupt 165 MFT unit 2 FRT ch.2 peak value detection interrupt 166 MFT unit 2 FRT ch.2 peak value detection interrupt 167 MFT unit 2 FRT ch.2 peak value detection interrupt 168 MFT unit 2 FRT ch.1 zero detection interrupt 169 MFT unit 2 FRT ch.1 zero detection interrupt 160 MFT unit 2 FRT ch.1 zero detection interrupt 170 MFT unit 2 ICU ch.0 input edge detection interrupt 171 MFT unit 2 ICU ch.2 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 ICU ch.3 input edge detection interrupt 174 MFT unit 2 ICU ch.2 match detection interrupt 175 MFT unit 2 OCU ch.0 match detection interrupt 176 MFT unit 2 OCU ch.2 match detection interrupt 177 MFT unit 2 OCU ch.2 match detection interrupt 178 MFT unit 2 OCU ch.4 match detection interrupt 179 MFT unit 2 OCU ch.5 match detection interrupt 179 MFT unit 2 OCU ch.5 match detection interrupt 180 MFT unit 2 OCU ch.5 match detection interrupt 181 MFT unit 2 OCU ch.5 match detection interrupt 182 OPRC ch.3 interrupt 183 OPRC ch.2 PC match interrupt 184 OPRC ch.2 PC match interrupt 185 OPRC ch.2 PC match interrupt 186 OPRC ch.2 Ocu entirevision interrupt 187 OPRC ch.2 PC match interrupt 188 OPRC ch.2 Ocu and inversion interrupt 189 OPRC ch.3 Ocu-ord-orage interrupt 189 OPRC ch.3 PC match interrupt 190 OPRC ch.3 PC match interrupt 191 OPRC ch.3 PC match interrupt 192 OPRC ch.3 PC match interrupt 193 OPRC ch.3 PC match interrupt 194 MFS ch.8 transmission interrupt 195 OPRC ch.3 PC match interrupt 196 OPRC ch.3 Ocu-ord-orage interrupt 197 MFS ch.3 transmission interrupt 198 MFS ch.10 transmission interrupt 199 OPRC ch.3 DC match a RC match interrupt 190 OPRC ch.3 PC match interrupt 191 MFS ch.1 transmission interrupt 192 OPRC ch.3 DC match a RC match interrupt 193 OPRC ch.3 PC match a RC match interrupt 194 MFS ch.1 transmission interrupt 195 MFS ch.1 transmission interrupt 196 MFS ch.1 transmis	Number	Interrupt Signal Name
164 MFT unit 2 FRT ch.1 peak value detection interrupt 165 MFT unit 2 FRT ch.2 peak value detection interrupt 166 MFT unit 2 FRT ch.2 peak value detection interrupt 167 MFT unit 2 FRT ch.1 zero detection interrupt 168 MFT unit 2 FRT ch.1 zero detection interrupt 169 MFT unit 2 ICU ch.0 input edge detection interrupt 170 MFT unit 2 ICU ch.0 input edge detection interrupt 171 MFT unit 2 ICU ch.2 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 ICU ch.3 input edge detection interrupt 174 MFT unit 2 ICU ch.2 input edge detection interrupt 175 MFT unit 2 OCU ch.0 match detection interrupt 176 MFT unit 2 OCU ch.2 match detection interrupt 177 MFT unit 2 OCU ch.2 match detection interrupt 178 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.5 match detection interrupt 170 MFT unit 2 OCU ch.5 match detection interrupt 171 MFT unit 2 OCU ch.5 match detection interrupt 172 MFT unit 2 OCU ch.5 match detection interrupt 173 MFT unit 2 OCU ch.5 match detection interrupt 174 MFT unit 2 OCU ch.5 match detection interrupt 175 MFT unit 2 OCU ch.5 match detection interrupt 176 MFT unit 2 OCU ch.5 match detection interrupt 177 MFT unit 2 OCU ch.5 match detection interrupt 178 MFT unit 2 OCU ch.5 match detection interrupt 180 PPG ch.18 interrupt 181 OPRC ch.2 PC match interrupt 181 OPRC ch.2 PC match interrupt 182 OPRC ch.2 PC acute interrupt 183 OPRC ch.2 PC acute inversion interrupt 184 OPRC ch.2 ocute-frange interrupt 185 OPRC ch.3 overflow / underflow / zero index interrupt 186 OPRC ch.3 overflow / underflow / zero index interrupt 187 OPRC ch.3 overflow / underflow / zero index interrupt 188 OPRC ch.3 overflow / underflow / zero index interrupt 189 OPRC ch.3 overflow / underflow / zero index interrupt 189 OPRC ch.3 overflow / underflow / zero index interrupt 189 OPRC ch.3 overflow / underflow / zero index interrupt 189 MFS ch.10 transmission interr	162	MFT unit 2 WFG timer 54 interrupt
165 MFT unit 2 FRT ch.2 peak value detection interrupt 166 MFT unit 2 FRT ch.1 zero detection interrupt 167 MFT unit 2 FRT ch.1 zero detection interrupt 168 MFT unit 2 FRT ch.2 zero detection interrupt 169 MFT unit 2 ICU ch.0 input edge detection interrupt 170 MFT unit 2 ICU ch.1 input edge detection interrupt 171 MFT unit 2 ICU ch.2 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 ICU ch.3 input edge detection interrupt 174 MFT unit 2 ICU ch.3 input edge detection interrupt 175 MFT unit 2 OCU ch.1 match detection interrupt 176 MFT unit 2 OCU ch.3 match detection interrupt 177 MFT unit 2 OCU ch.3 match detection interrupt 178 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.3 match detection interrupt 180 MFT unit 2 OCU ch.3 match detection interrupt 180 PPG ch.16 interrupt 181 PPG ch.16 interrupt 182 OPRC ch.2 PC match interrupt 183 OPRC ch.2 PC match interrupt 184 OPRC ch.2 PC match interrupt 185 OPRC ch.2 overflow/ underflow / zero index interrupt 186 OPRC ch.2 overflow/ underflow / zero index interrupt 187 OPRC ch.2 Ocunt inversion interrupt 188 OPRC ch.3 PC match interrupt 189 OPRC ch.3 PC match interrupt 189 OPRC ch.3 PC match interrupt 180 OPRC ch.3 PC match interrupt 181 OPRC ch.3 PC match interrupt 182 OPRC ch.3 PC match interrupt 183 OPRC ch.3 PC match interrupt 184 OPRC ch.3 PC match interrupt 185 OPRC ch.3 PC match interrupt 186 OPRC ch.3 PC match interrupt 187 OPRC ch.3 PC match interrupt 188 OPRC ch.3 PC match interrupt 189 OPRC ch.3 PC match interrupt 190 OPRC ch.3 Ocurl inversion interrupt 191 OPRC ch.3 Ocurl inversion interrupt 192 OPRC ch.3 Ocurl inversion interrupt 193 OPRC ch.3 PC match interrupt 194 OPRC ch.3 PC match interrupt 195 OPRC ch.3 PC match interrupt 196 OPRC ch.3 PC match interrupt 197 OPRC ch.3 DC match interrupt 198 OPRC ch.3 PC match interrupt 199 OPRC ch.3 PC match & RC match interrupt 190 OPRC ch.3 PC match & RC match interrupt 191 OPRC ch.3 PC match & RC	163	MFT unit 2 FRT ch.0 peak value detection interrupt
166 MFT unit 2 FRT ch. 0 zero detection interrupt 167 MFT unit 2 FRT ch. 2 zero detection interrupt 168 MFT unit 2 FRT ch. 2 zero detection interrupt 169 MFT unit 2 ICU ch.0 input edge detection interrupt 170 MFT unit 2 ICU ch.1 input edge detection interrupt 171 MFT unit 2 ICU ch.3 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 ICU ch.3 input edge detection interrupt 174 MFT unit 2 ICU ch.3 input edge detection interrupt 175 MFT unit 2 OCU ch.0 match detection interrupt 176 MFT unit 2 OCU ch.1 match detection interrupt 177 MFT unit 2 OCU ch.2 match detection interrupt 178 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.5 match detection interrupt 179 MFT unit 2 OCU ch.5 match detection interrupt 180 MFT unit 2 OCU ch.5 match detection interrupt 180 PFG ch.16 interrupt 181 PFG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC match interrupt 184 QPRC ch.2 overflow / underflow / zero index interrupt 185 QPRC ch.2 overflow / underflow / zero index interrupt 186 QPRC ch.2 overflow / underflow / zero index interrupt 187 QPRC ch.2 Ocunt inversion interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC match interrupt 180 QPRC ch.3 PC match interrupt 181 QPRC ch.3 PC match interrupt 182 QPRC ch.3 PC match interrupt 183 QPRC ch.3 PC and RC match interrupt 184 QPRC ch.3 PC and RC match interrupt 185 QPRC ch.3 PC and RC match interrupt 186 QPRC ch.3 PC and RC match interrupt 187 QPRC ch.3 PC and RC match interrupt 188 QPRC ch.3 PC and RC match interrupt 189 QPRC ch.3 PC and RC match interrupt 190 QPRC ch.3 PC and RC match interrupt 191 QPRC ch.3 PC and RC match interrupt 192 QPRC ch.3 PC and RC match interrupt 193 QPRC ch.3 PC and RC RC match interrupt 194 MFS ch.3 Praeption interrupt 195 MFS ch.3 Praeption interrupt 196 MFS ch.9 Praeption interrupt 197 MFS ch.10 transmission interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.10 transmission interrupt 190 MFS ch.12 recept	164	MFT unit 2 FRT ch.1 peak value detection interrupt
167 MFT unit 2 FRT ch.1 zero detection interrupt 169 MFT unit 2 CPC rb. 2 zero detection interrupt 170 MFT unit 2 CPC rb. 1 input edge detection interrupt 171 MFT unit 2 ICU ch.3 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 ICU ch.3 input edge detection interrupt 174 MFT unit 2 ICU ch.3 input edge detection interrupt 175 MFT unit 2 ICU ch.3 input edge detection interrupt 176 MFT unit 2 ICU ch.3 match detection interrupt 177 MFT unit 2 ICU ch.3 match detection interrupt 178 MFT unit 2 ICU ch.3 match detection interrupt 179 MFT unit 2 ICU ch.3 match detection interrupt 179 MFT unit 2 ICU ch.3 match detection interrupt 179 PFG ch.16 interrupt 180 PFG ch.18 interrupt 181 PFG ch.20 interrupt 182 QFRC ch.2 PC match interrupt 183 QFRC ch.2 PC match interrupt 184 QFR ch.2 Interrupt 185 QFRC ch.2 PC and interrupt 186 QFR ch.2 Interrupt 187 QFR ch.2 Interrupt 188 QFR ch.2 Interrupt 189 QFR ch.3 Interrupt 180 QFR ch.3 Interrupt 181 QFR ch.3 Interrupt 182 QFR ch.2 Interrupt 183 QFR ch.3 Interrupt 184 QFR ch.3 Interrupt 185 QFR ch.3 Interrupt 186 QFR ch.3 Interrupt 187 QFR ch.3 Interrupt 188 QFR ch.3 Interrupt 189 QFR ch.3 Interrupt 189 QFR ch.3 Interrupt 180 QFR ch.3 Interrupt 181 QFR ch.3 Interrupt 182 QFR ch.3 Interrupt 183 QFR ch.3 Interrupt 184 QFR ch.3 Interrupt 185 QFR ch.3 Interrupt 186 QFR ch.3 Interrupt 187 QFR ch.3 Interrupt 188 QFR ch.3 Interrupt 189 QFR ch.3 Interrupt 190 QFR ch.3 Interrupt 191 QFR ch.3 Interrupt 192 QFR ch.3 Interrupt 193 QFR ch.3 Interrupt 194 QFR ch.3 Interrupt 195 QFR ch.3 Interrupt 196 QFR ch.3 Interrupt 197 QFR ch.3 Interrupt 198 QFR ch.3 Interrupt 199 QFR ch.3 Interrupt 190 QFR ch.3 Interrupt 191 QFR ch.3 Interrupt 192 QFR ch.3 Interrupt 193 QFR ch.3 Interrupt 194 MFS ch.3 Interrupt 195 MFS ch.3 Interrupt 196 MFS ch.3 Interrupt 197 MFS ch.3 Interrupt 198 MFS ch.1 Intercone endpoint 1 DFR interrupt 199 MFS ch.1 Intercone endpoint 2 DFR interrupt 190 MFS ch.1 Intercone endpoint 3 DFR interrupt 191 MFS ch.1 Intercone endpoint 3 DFR int	165	MFT unit 2 FRT ch.2 peak value detection interrupt
168 MFT unit 2 FRT ch.2 zero detection interrupt 169 MFT unit 2 ICU ch.0 input edge detection interrupt 170 MFT unit 2 ICU ch.2 input edge detection interrupt 171 MFT unit 2 ICU ch.3 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 ICU ch.3 input edge detection interrupt 174 MFT unit 2 ICU ch.1 match detection interrupt 175 MFT unit 2 ICU ch.1 match detection interrupt 176 MFT unit 2 ICU ch.1 match detection interrupt 177 MFT unit 2 ICU ch.2 match detection interrupt 178 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.4 match detection interrupt 179 MFT unit 2 ICU ch.5 match detection interrupt 179 PFG ch.16 interrupt 180 PFG ch.16 interrupt 181 PFG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 PC & RC match interrupt 186 QPRC ch.2 Overflow / underflow / zero index interrupt 187 QPRC ch.2 Overflow / underflow / zero index interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC match interrupt 190 QPRC ch.3 Overflow / underflow / zero index interrupt 191 QPRC ch.3 Overflow / underflow / zero index interrupt 192 QPRC ch.3 PC match interrupt 193 QPRC ch.3 PC match interrupt 194 QPRC ch.3 PC match interrupt 195 QPRC ch.3 PC match interrupt 196 QPRC ch.3 PC match interrupt 197 QPRC ch.3 PC match interrupt 198 QPRC ch.3 PC match interrupt 199 QPRC ch.3 PC match interrupt 190 QPRC ch.3 PC match interrupt 191 QPRC ch.3 PC match interrupt 192 QPRC ch.3 PC match interrupt 193 QPRC ch.3 PC match interrupt 194 MFS ch.8 transmission interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.10 transmission interrupt 190 MFS ch.10 transmission interrupt 191 MFS ch.11 transmission interrupt 192 QPC use Reserved 193 MFS ch.12 transmission interrupt 194 MFS ch.14 transmission interrupt 195 MFS ch.14 transmission interrupt 196 MFS ch.14 transmission interrup	166	MFT unit 2 FRT ch.0 zero detection interrupt
169 MFT unit 2 ICU ch.0 input edge detection interrupt 170 MFT unit 2 ICU ch.1 input edge detection interrupt 171 MFT unit 2 ICU ch.3 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 OCU ch.0 match detection interrupt 174 MFT unit 2 OCU ch.0 match detection interrupt 175 MFT unit 2 OCU ch.1 match detection interrupt 176 MFT unit 2 OCU ch.3 match detection interrupt 177 MFT unit 2 OCU ch.3 match detection interrupt 178 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.5 match detection interrupt 179 PFG ch.16 interrupt 180 PFG ch.18 interrupt 181 PFC ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC and interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 out-of-range interrupt 187 QPRC ch.2 Out-of-range interrupt 188 QPRC ch.2 PC & RC match interrupt 189 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC match interrupt 180 QPRC ch.3 PC match interrupt 181 QPRC ch.3 out-of-range interrupt 182 QPRC ch.3 out-of-range interrupt 183 QPRC ch.3 out-of-range interrupt 184 QPRC ch.3 out-of-range interrupt 185 QPRC ch.3 out-of-range interrupt 186 QPRC ch.3 out-of-range interrupt 187 QPRC ch.3 out-of-range interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 out-of-range interrupt 190 QPRC ch.3 out-of-range interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 out-of-range interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 traception interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 MFS ch.11 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 5 DRQ interrupt 205 USB ch.1 function endpoint 5 DRQ interrupt 206 WFS ch.12 transmission interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.12 transmission interrupt 212 MFS ch.14 transmissi	167	MFT unit 2 FRT ch.1 zero detection interrupt
170 MFT unit 2 ICU ch.1 input edge detection interrupt 171 MFT unit 2 ICU ch.2 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 ICU ch.0 match detection interrupt 174 MFT unit 2 OCU ch.1 match detection interrupt 175 MFT unit 2 OCU ch.1 match detection interrupt 176 MFT unit 2 OCU ch.3 match detection interrupt 177 MFT unit 2 OCU ch.3 match detection interrupt 178 MFT unit 2 OCU ch.3 match detection interrupt 179 MFT unit 2 OCU ch.4 match detection interrupt 179 PPG ch.16 interrupt 180 PPG ch.16 interrupt 181 PPG ch.16 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC act interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 PC & RC match interrupt 186 QPRC ch.2 overflow / underflow / zero index interrupt 187 QPRC ch.2 out-of-range interrupt 188 QPRC ch.2 PC match interrupt 189 QPRC ch.3 PC match interrupt 180 QPRC ch.3 PC match & RC match interrupt 180 QPRC ch.3 PC match interrupt 181 QPRC ch.3 PC match interrupt 182 QPRC ch.3 PC match interrupt 183 QPRC ch.3 PC match interrupt 184 QPRC ch.3 PC match interrupt 185 QPRC ch.3 PC match interrupt 186 QPRC ch.3 PC match interrupt 187 QPRC ch.3 PC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC act interrupt 190 QPRC ch.3 PC act interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 PC match interrupt 194 MFS ch.3 reception interrupt 195 MFS ch.8 reception interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 transmission interrupt 200 MFS ch.10 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 3 DRQ interrupt 206 WFS ch.12 transmission interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission	168	MFT unit 2 FRT ch.2 zero detection interrupt
171 MFT unit 2 ICU ch.2 input edge detection interrupt 172 MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 OCU ch.0 match detection interrupt 174 MFT unit 2 OCU ch.1 match detection interrupt 175 MFT unit 2 OCU ch.2 match detection interrupt 176 MFT unit 2 OCU ch.2 match detection interrupt 177 MFT unit 2 OCU ch.3 match detection interrupt 178 MFT unit 2 OCU ch.5 match detection interrupt 179 PFG ch.16 interrupt 180 PPG ch.18 interrupt 180 PPG ch.18 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC atch interrupt 184 QPRC ch.2 PC match interrupt 185 QPRC ch.2 Count inversion interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.3 PC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC atch interrupt 180 QPRC ch.3 PC match interrupt 181 QPRC ch.3 PC match interrupt 182 QPRC ch.3 PC match interrupt 183 QPRC ch.2 count inversion interrupt 184 QPRC ch.3 PC match interrupt 185 QPRC ch.3 PC match interrupt 186 QPRC ch.3 PC match interrupt 187 QPRC ch.3 PC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC match interrupt 190 QPRC ch.3 Out-of-range interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 out-of-range interrupt 194 QPRC ch.3 out-of-range interrupt 195 QPRC ch.3 out-of-range interrupt 196 QPRC ch.3 out-of-range interrupt 197 QPRC ch.3 out-of-range interrupt 198 QPRC ch.3 PC match interrupt 199 QPRC ch.3 out-of-range interrupt 190 QPRC ch.3 PC match interrupt 191 QPRC ch.3 PC match interrupt 192 QPRC ch.3 Out-of-range interrupt 193 QPRC ch.3 PC match interrupt 194 QPRC ch.3 PC match interrupt 195 MFS ch.9 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.10 transmission interrupt 190 QPRC ch.3 PC match interrupt 190 QPRC ch.3 PC match interrupt 190 QPRC ch.3 PC match interrupt 191 MFS ch.11 function endpoint 1 DRQ interrupt 192 QPRC ch.3 PC match interrupt 198 MFS ch.14 transmission int	169	MFT unit 2 ICU ch.0 input edge detection interrupt
MFT unit 2 ICU ch.3 input edge detection interrupt 173 MFT unit 2 OCU ch.0 match detection interrupt 174 MFT unit 2 OCU ch.0 match detection interrupt 175 MFT unit 2 OCU ch.2 match detection interrupt 176 MFT unit 2 OCU ch.3 match detection interrupt 177 MFT unit 2 OCU ch.3 match detection interrupt 178 MFT unit 2 OCU ch.4 match detection interrupt 179 PPG ch.16 interrupt 180 PPG ch.16 interrupt 181 PPG ch.16 interrupt 182 OPRC ch.2 PC match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 overflow / underflow / zero index interrupt 186 QPRC ch.2 out inversion interrupt 187 QPRC ch.2 out inversion interrupt 188 QPRC ch.2 PC match & RC match interrupt 189 QPRC ch.3 PC match & RC match interrupt 180 QPRC ch.3 PC match interrupt 181 QPRC ch.3 OPR ch.3 PC match interrupt 182 QPRC ch.3 OPR ch.2 out inversion interrupt 183 QPRC ch.3 OPR ch.3 PC match interrupt 184 QPRC ch.3 OPR ch.3 PC match interrupt 185 QPRC ch.3 PC match interrupt 186 QPRC ch.3 OPR ch.3 PC match interrupt 187 QPRC ch.3 OPR ch.3 OPR ch.3 PC match interrupt 188 QPRC ch.3 OPR ch.3 OPR ch.3 PC match interrupt 190 QPRC ch.3 OPR ch.3 OPR ch.3 PC match interrupt 191 QPRC ch.3 OPR ch.3 PC match interrupt 192 QPRC ch.3 PC match & RC match interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 transmission interrupt 195 MFS ch.9 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 200 MFS ch.11 traception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 1 DRQ interrupt 205 USB ch.1 function endpoint 1 DRQ interrupt 206 MFS ch.12 transmission interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.14 transmission interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	170	MFT unit 2 ICU ch.1 input edge detection interrupt
173 MFT unit 2 OCU ch.0 match detection interrupt 174 MFT unit 2 OCU ch.1 match detection interrupt 175 MFT unit 2 OCU ch.2 match detection interrupt 176 MFT unit 2 OCU ch.2 match detection interrupt 177 MFT unit 2 OCU ch.3 match detection interrupt 178 MFT unit 2 OCU ch.4 match detection interrupt 179 MFT unit 2 OCU ch.4 match detection interrupt 180 PPG ch.16 interrupt 180 PPG ch.16 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC match interrupt 184 QPRC ch.2 PC match interrupt 185 QPRC ch.2 PC match interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.2 count inversion interrupt 188 QPRC ch.2 Out-for-ange interrupt 189 QPRC ch.3 PC match interrupt 190 QPRC ch.3 out-for-ange interrupt 191 QPRC ch.3 count inversion interrupt 192 QPRC ch.3 Count inversion interrupt 193 QPRC ch.3 PC match interrupt 194 QPRC ch.3 count inversion interrupt 195 QPRC ch.3 out-for-ange interrupt 196 QPRC ch.3 out-for-ange interrupt 197 QPRC ch.3 out-for-ange interrupt 198 QPRC ch.3 out-for-ange interrupt 199 QPRC ch.3 out-for-ange interrupt 190 QPRC ch.3 out-for-ange interrupt 191 QPRC ch.3 out-for-ange interrupt 192 QPRC ch.3 out-for-ange interrupt 193 QPRC ch.3 out-for-ange interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 reception interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 1 DRQ interrupt 205 USB ch.1 function endpoint 1 DRQ interrupt 206 WFS ch.12 transmission interrupt 207 to 208 209 MFS ch.12 transmission interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.14 transmission interrupt 212 MFS ch.14 transmission interrupt	171	MFT unit 2 ICU ch.2 input edge detection interrupt
174 MFT unit 2 OCU ch.1 match detection interrupt 175 MFT unit 2 OCU ch.2 match detection interrupt 176 MFT unit 2 OCU ch.3 match detection interrupt 177 MFT unit 2 OCU ch.4 match detection interrupt 178 MFT unit 2 OCU ch.5 match detection interrupt 179 MFT unit 2 OCU ch.5 match detection interrupt 180 PPG ch.16 interrupt 181 PPG ch.18 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC a RC match interrupt 184 QPRC ch.2 PC a RC match interrupt 185 QPRC ch.2 PC a RC match interrupt 186 QPRC ch.2 overflow / underflow / zero index interrupt 187 QPRC ch.2 out-of-range interrupt 188 QPRC ch.2 PC match interrupt 189 QPRC ch.3 PC match interrupt 180 QPRC ch.3 overflow / underflow / zero index interrupt 181 QPRC ch.3 out-of-range interrupt 182 QPRC ch.3 out-of-range interrupt 183 QPRC ch.3 PC match & RC match interrupt 184 MFS ch.8 reception interrupt 185 MFS ch.8 reception interrupt 186 MFS ch.9 reception interrupt 187 MFS ch.9 reception interrupt 188 MFS ch.10 reception interrupt 189 MFS ch.11 transmission interrupt 180 MFS ch.11 function endpoint 1 DRQ interrupt 180 MFS ch.11 function endpoint 2 DRQ interrupt 180 MFS ch.12 reception interrupt 180 MFS ch.12 reception interrupt 180 MFS ch.13 transmission interrupt 180 MFS ch.14 transmission interrupt	172	MFT unit 2 ICU ch.3 input edge detection interrupt
175 MFT unit 2 OCU ch.2 match detection interrupt 176 MFT unit 2 OCU ch.3 match detection interrupt 177 MFT unit 2 OCU ch.3 match detection interrupt 178 MFT unit 2 OCU ch.5 match detection interrupt 179 PPG ch.16 interrupt 180 PPG ch.16 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC match interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 veriflow / underflow / zero index interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.2 overflow / underflow / zero index interrupt 188 QPRC ch.2 overflow / are interrupt 189 QPRC ch.3 PC match & RC match interrupt 189 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC match interrupt 190 QPRC ch.3 overflow / underflow / zero index interrupt 191 QPRC ch.3 overflow / underflow / zero index interrupt 192 QPRC ch.3 overflow / underflow / zero index interrupt 193 QPRC ch.3 PC & RC match interrupt 194 QPRC ch.3 overflow / underflow / zero index interrupt 195 QPRC ch.3 overflow / underflow / zero index interrupt 196 QPRC ch.3 overflow / underflow / zero index interrupt 197 QPRC ch.3 PC & RC match interrupt 198 QPRC ch.3 PC match & RC match interrupt 199 QPRC ch.3 PC match & RC match interrupt 190 QPRC ch.3 PC match & RC match interrupt 191 QPRC ch.3 PC match & RC match interrupt 192 QPRC ch.3 PC match & RC match interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 transmission interrupt 195 MFS ch.9 reception interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.10 transmission interrupt 198 MFS ch.10 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 5 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	173	MFT unit 2 OCU ch.0 match detection interrupt
176 MFT unit 2 OCU ch.3 match detection interrupt 177 MFT unit 2 OCU ch.4 match detection interrupt 178 MFT unit 2 OCU ch.5 match detection interrupt 179 PPG ch.16 interrupt 180 PPG ch.16 interrupt 181 PPG ch.10 interrupt 182 OPRC ch.2 PC match interrupt 183 OPRC ch.2 PC match interrupt 184 OPRC ch.2 PC act interrupt 185 OPRC ch.2 out-of-range interrupt 186 OPRC ch.2 out-of-range interrupt 187 OPRC ch.2 Out-of-range interrupt 188 OPRC ch.2 Out-of-range interrupt 189 OPRC ch.3 PC match interrupt 189 OPRC ch.3 PC match interrupt 189 OPRC ch.3 PC match interrupt 190 OPRC ch.3 PC act interrupt 190 OPRC ch.3 PC act interrupt 191 OPRC ch.3 out-of-range interrupt 192 OPRC ch.3 out-of-range interrupt 193 OPRC ch.3 Out-of-range interrupt 194 OPRC ch.3 Out-of-range interrupt 195 OPRC ch.3 out-of-range interrupt 196 OPRC ch.3 out-of-range interrupt 197 OPRC ch.3 Out-of-range interrupt 198 OPRC ch.3 PC act interrupt 199 OPRC ch.3 PC match interrupt 190 OPRC ch.3 Out-of-range interrupt 191 OPRC ch.3 Out-of-range interrupt 192 OPRC ch.3 Out-of-range interrupt 193 OPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 reasmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reasmission interrupt 199 MFS ch.10 reasmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 1 DRQ interrupt 206 USB ch.1 function endpoint 1 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt 215 MFS ch.14 transmission interrupt 216 MFS ch.14 transmission interrupt 217 MFS ch.14 transmission interrupt	174	MFT unit 2 OCU ch.1 match detection interrupt
177 MFT unit 2 OCU ch.4 match detection interrupt 178 MFT unit 2 OCU ch.5 match detection interrupt 179 PPG ch.16 interrupt 180 PPG ch.18 interrupt 181 PPG ch.20 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC act Match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 Count inversion interrupt 186 QPRC ch.2 PC act Match interrupt 187 QPRC ch.2 PC act Match interrupt 188 QPRC ch.2 PC act Match interrupt 189 QPRC ch.2 PC match & RC match interrupt 189 QPRC ch.3 PC match & RC match interrupt 190 QPRC ch.3 PC act Match interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 out-of-range interrupt 194 QPRC ch.3 out-of-range interrupt 195 QPRC ch.3 out-of-range interrupt 196 QPRC ch.3 out-of-range interrupt 197 QPRC ch.3 out-of-range interrupt 198 QPRC ch.3 out-of-range interrupt 199 QPRC ch.3 out-of-range interrupt 190 QPRC ch.3 out-of-range interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 out-of-range interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 reception interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 reception interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 4 DRQ interrupt 207 USB ch.1 function endpoint 5 DRQ interrupt 208 MFS ch.12 reception interrupt 209 MFS ch.12 transmission interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	175	MFT unit 2 OCU ch.2 match detection interrupt
178 MFT unit 2 OCU ch.5 match detection interrupt 179 PPG ch.16 interrupt 180 PPG ch.18 interrupt 181 PPG ch.20 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 overflow / underflow / zero index interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC match interrupt 190 QPRC ch.3 PC a RC match interrupt 191 QPRC ch.3 overflow / underflow / zero index interrupt 192 QPRC ch.3 ount inversion interrupt 193 QPRC ch.3 ount inversion interrupt 194 MFS ch.3 PC match interrupt 195 QPRC ch.3 ount inversion interrupt 196 MFS ch.8 transmission interrupt 197 MFS ch.8 transmission interrupt 198 MFS ch.9 transmission interrupt 199 MFS ch.9 transmission interrupt 190 MFS ch.9 transmission interrupt 191 MFS ch.9 transmission interrupt 192 QPRC ch.3 outception interrupt 193 MFS ch.10 reception interrupt 194 MFS ch.9 transmission interrupt 195 MFS ch.11 reception interrupt 196 MFS ch.11 transmission interrupt 197 MFS ch.11 transmission interrupt 198 MFS ch.11 transmission interrupt 199 MFS ch.11 transmission interrupt 190 MFS ch.11 transmission interrupt 190 USB ch.1 function endpoint 1 DRQ interrupt 190 USB ch.1 function endpoint 2 DRQ interrupt 190 USB ch.1 function endpoint 3 DRQ interrupt 190 USB ch.1 function endpoint 3 DRQ interrupt 190 USB ch.1 function endpoint 5 DRQ interrupt 190 WFS ch.12 transmission interrupt 190 WFS ch.12 transmission interrupt 190 WFS ch.13 transmission interrupt 190 WFS ch.13 transmission interrupt 191 WFS ch.13 transmission interrupt 191 WFS ch.13 transmission interrupt 191 WFS ch.14 transmission interrupt 191 WFS ch.13 transmission interrupt 191 WFS ch.14 transmission interrupt	176	MFT unit 2 OCU ch.3 match detection interrupt
179 PPG ch.18 interrupt 180 PPG ch.18 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.2 count inversion interrupt 188 QPRC ch.2 PC match & RC match interrupt 189 QPRC ch.3 PC March & RC match interrupt 189 QPRC ch.3 PC March interrupt 190 QPRC ch.3 PC & RC match interrupt 191 QPRC ch.3 Ount inversion interrupt 192 QPRC ch.3 ount inversion interrupt 193 QPRC ch.3 ount inversion interrupt 194 MFS ch.8 transmission interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.10 reception interrupt 190 MFS ch.11 transmission interrupt 191 MFS ch.11 transmission interrupt 192 QO MFS ch.11 transmission interrupt 194 MFS ch.10 transmission interrupt 195 MFS ch.10 transmission interrupt 196 MFS ch.10 transmission interrupt 197 MFS ch.11 transmission interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.10 transmission interrupt 190 MFS ch.11 transmission interrupt 191 MFS ch.11 transmission interrupt 192 USB ch.1 function endpoint 1 DRQ interrupt 193 USB ch.1 function endpoint 2 DRQ interrupt 194 MFS ch.12 transmission interrupt 195 MFS ch.12 transmission interrupt 196 MFS ch.13 transmission interrupt 197 MFS ch.13 transmission interrupt 198 MFS ch.13 transmission interrupt 199 MFS ch.13 transmission interrupt 190 MFS ch.13 transmission interrupt 190 MFS ch.13 transmission interrupt 191 MFS ch.13 transmission interrupt 191 MFS ch.14 transmission interrupt 191 MFS ch.13 transmission interrupt 191 MFS ch.14 transmission interrupt 191 MFS ch.13 transmission interrupt	177	MFT unit 2 OCU ch.4 match detection interrupt
179 PPG ch.18 interrupt 180 PPG ch.18 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 PC & RC match interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.2 count inversion interrupt 188 QPRC ch.2 PC match & RC match interrupt 189 QPRC ch.3 PC March & RC match interrupt 189 QPRC ch.3 PC March interrupt 190 QPRC ch.3 PC & RC match interrupt 191 QPRC ch.3 Ount inversion interrupt 192 QPRC ch.3 ount inversion interrupt 193 QPRC ch.3 ount inversion interrupt 194 MFS ch.8 transmission interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.10 reception interrupt 190 MFS ch.11 transmission interrupt 191 MFS ch.11 transmission interrupt 192 QO MFS ch.11 transmission interrupt 194 MFS ch.10 transmission interrupt 195 MFS ch.10 transmission interrupt 196 MFS ch.10 transmission interrupt 197 MFS ch.11 transmission interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.10 transmission interrupt 190 MFS ch.11 transmission interrupt 191 MFS ch.11 transmission interrupt 192 USB ch.1 function endpoint 1 DRQ interrupt 193 USB ch.1 function endpoint 2 DRQ interrupt 194 MFS ch.12 transmission interrupt 195 MFS ch.12 transmission interrupt 196 MFS ch.13 transmission interrupt 197 MFS ch.13 transmission interrupt 198 MFS ch.13 transmission interrupt 199 MFS ch.13 transmission interrupt 190 MFS ch.13 transmission interrupt 190 MFS ch.13 transmission interrupt 191 MFS ch.13 transmission interrupt 191 MFS ch.14 transmission interrupt 191 MFS ch.13 transmission interrupt 191 MFS ch.14 transmission interrupt 191 MFS ch.13 transmission interrupt	178	MFT unit 2 OCU ch.5 match detection interrupt
180 PPG ch.18 interrupt 181 PPG ch.20 interrupt 182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 coverflow / underflow / zero index interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.2 out-of-range interrupt 188 QPRC ch.2 PC match & RC match interrupt 189 QPRC ch.3 PC match interrupt 190 QPRC ch.3 PC & RC match interrupt 191 QPRC ch.3 count inversion interrupt 192 QPRC ch.3 count inversion interrupt 193 QPRC ch.3 count inversion interrupt 194 QPRC ch.3 count inversion interrupt 195 QPRC ch.3 count inversion interrupt 196 MFS ch.8 reception interrupt 197 MFS ch.8 transmission interrupt 198 MFS ch.9 reception interrupt 199 MFS ch.10 transmission interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 3 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt MFS ch.13 transmission interrupt MFS ch.13 transmission interrupt MFS ch.13 transmission interrupt MFS ch.14 transmission interrupt MFS ch.15 transmission interrupt MFS ch.16 transmission interrupt MFS ch.17 transmission interrupt MFS ch.18 creeption interrupt MFS ch.19 transmission interrupt MFS ch.19 transmission interrupt MFS ch.19 transmission interrupt MFS ch.10 transmission interrupt MFS ch.11 transmission interrupt MFS ch.12 transmission interrupt MFS ch.13 transmission interrupt MFS ch.13 transmission interrupt MFS ch.13 transmission interrupt MFS ch.14 transmission interrupt MFS ch.13 transmission interrupt MFS ch.14 transmission interrupt MFS ch.14 transmission interrupt		·
182 QPRC ch.2 PC match interrupt 183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 coverflow / underflow / zero index interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 count inversion interrupt 187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC match interrupt 190 QPRC ch.3 PC & RC match interrupt 191 QPRC ch.3 overflow / underflow / zero index interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 out-of-range interrupt 194 MFS ch.3 reception interrupt 195 MFS ch.8 reception interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 reception interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.11 reception interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 2 DRQ interrupt 205 USB ch.1 function endpoint 3 DRQ interrupt 206 MFS ch.12 reception interrupt 207 to 208 Reserved 209 MFS ch.12 transmission interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 reception interrupt 213 MFS ch.13 transmission interrupt 214 MFS ch.14 reception interrupt 215 MFS ch.14 reception interrupt 216 MFS ch.13 transmission interrupt 217 MFS ch.13 transmission interrupt 218 MFS ch.14 reception interrupt 219 MFS ch.13 transmission interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	180	PPG ch.18 interrupt
183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 overflow / underflow / zero index interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 out-of-range interrupt 187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC & RC match interrupt 190 QPRC ch.3 Overflow / underflow / zero index interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 OPR Ch.3 OPRC match interrupt 194 MFS ch.3 PC watch & RC match interrupt 195 MFS ch.3 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.11 reception interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 reception interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 1 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 3 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt 215 MFS ch.14 reception interrupt 216 MFS ch.14 reception interrupt 217 MFS ch.13 transmission interrupt 218 MFS ch.14 transmission interrupt 219 MFS ch.14 transmission interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 transmission interrupt	181	PPG ch.20 interrupt
183 QPRC ch.2 PC & RC match interrupt 184 QPRC ch.2 overflow / underflow / zero index interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 out-of-range interrupt 187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC & RC match interrupt 190 QPRC ch.3 Overflow / underflow / zero index interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 OPR Ch.3 OPRC match interrupt 194 MFS ch.3 PC watch & RC match interrupt 195 MFS ch.3 transmission interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.11 reception interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 reception interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 1 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 3 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt 215 MFS ch.14 reception interrupt 216 MFS ch.14 reception interrupt 217 MFS ch.13 transmission interrupt 218 MFS ch.14 transmission interrupt 219 MFS ch.14 transmission interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 transmission interrupt	182	QPRC ch.2 PC match interrupt
184 QPRC ch.2 overflow / underflow / zero index interrupt 185 QPRC ch.2 count inversion interrupt 186 QPRC ch.2 out-of-range interrupt 187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC as RC match interrupt 190 QPRC ch.3 overflow / underflow / zero index interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 Out-of-range interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.9 reception interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 reception interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.11 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 3 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 3 DRQ interrupt 206 WSB ch.12 reception interrupt 207 to 208 Reserved 209 MFS ch.13 transmission interrupt 210 MFS ch.12 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.13 transmission interrupt 214 MFS ch.13 transmission interrupt 215 MFS ch.13 transmission interrupt 216 MFS ch.13 transmission interrupt 217 MFS ch.13 transmission interrupt 218 MFS ch.13 transmission interrupt 219 MFS ch.14 reception interrupt 210 MFS ch.14 reception interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	183	
186 QPRC ch.2 out-of-range interrupt 187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC & RC match interrupt 190 QPRC ch.3 overflow / underflow / zero index interrupt 191 QPRC ch.3 out-of-range interrupt 192 QPRC ch.3 count inversion interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 reception interrupt 198 MFS ch.10 transmission interrupt 199 MFS ch.11 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.11 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.13 transmission interrupt 215 MFS ch.13 transmission interrupt 216 MFS ch.13 transmission interrupt 217 MFS ch.13 transmission interrupt 218 MFS ch.14 transmission interrupt 219 MFS ch.13 transmission interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.14 transmission interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt	184	
187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC & RC match interrupt 190 QPRC ch.3 overflow / underflow / zero index interrupt 191 QPRC ch.3 count inversion interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 199 MFS ch.11 reception interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 3 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 5 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 reception interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.13 reception interrupt 215 MFS ch.13 reception interrupt 216 MFS ch.13 reception interrupt 217 MFS ch.13 reception interrupt 218 MFS ch.14 transmission interrupt 219 MFS ch.13 reception interrupt 210 MFS ch.14 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt	185	QPRC ch.2 count inversion interrupt
187 QPRC ch.2 PC match & RC match interrupt 188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC & RC match interrupt 190 QPRC ch.3 count inversion interrupt 191 QPRC ch.3 count inversion interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 190 MFS ch.11 reception interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 3 DRQ interrupt 204 USB ch.1 function endpoint 4 DRQ interrupt 205 USB ch.1 function endpoint 5 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 reception interrupt 213 MFS ch.13 reception interrupt 214 MFS ch.13 reception interrupt 215 MFS ch.13 reception interrupt 216 MFS ch.13 reception interrupt 217 MFS ch.13 reception interrupt 218 MFS ch.14 transmission interrupt 219 MFS ch.13 reception interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt		QPRC ch.2 out-of-range interrupt
188 QPRC ch.3 PC match interrupt 189 QPRC ch.3 PC & RC match interrupt 190 QPRC ch.3 overflow / underflow / zero index interrupt 191 QPRC ch.3 count inversion interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 reception interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 reception interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt 215 MFS ch.15 reception interrupt 216 MFS ch.16 transmission interrupt 217 MFS ch.17 reception interrupt 218 MFS ch.18 reception interrupt 219 MFS ch.19 transmission interrupt 210 MFS ch.11 reception interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt	187	· ·
189 QPRC ch.3 PC & RC match interrupt 190 QPRC ch.3 overflow / underflow / zero index interrupt 191 QPRC ch.3 count inversion interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 out-of-range interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 reception interrupt 196 MFS ch.9 transmission interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.11 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 5 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 reception interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt 215 MFS ch.13 reception interrupt 216 MFS ch.14 transmission interrupt 217 MFS ch.13 reception interrupt 218 MFS ch.14 transmission interrupt 219 MFS ch.14 transmission interrupt	188	
190 QPRC ch.3 overflow / underflow / zero index interrupt 191 QPRC ch.3 count inversion interrupt 192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 199 MFS ch.11 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt 215 MFS ch.14 transmission interrupt 216 MFS ch.14 transmission interrupt	189	·
192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	190	·
192 QPRC ch.3 out-of-range interrupt 193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	191	·
193 QPRC ch.3 PC match & RC match interrupt 194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	192	·
194 MFS ch.8 reception interrupt 195 MFS ch.8 transmission interrupt 196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.11 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 transmission interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	193	
196 MFS ch.9 reception interrupt 197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 transmission interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.11 transmission interrupt 203 USB ch.1 function endpoint 1 DRQ interrupt 204 USB ch.1 function endpoint 2 DRQ interrupt 205 USB ch.1 function endpoint 3 DRQ interrupt 206 USB ch.1 function endpoint 4 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.14 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	194	·
197 MFS ch.9 transmission interrupt 198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	195	MFS ch.8 transmission interrupt
198 MFS ch.10 reception interrupt 199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 transmission interrupt 214 MFS ch.14 transmission interrupt	196	MFS ch.9 reception interrupt
199 MFS ch.10 transmission interrupt 200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	197	MFS ch.9 transmission interrupt
200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	198	MFS ch.10 reception interrupt
200 MFS ch.11 reception interrupt 201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.13 reception interrupt 211 MFS ch.13 transmission interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt		
201 MFS ch.11 transmission interrupt 202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt		
202 USB ch.1 function endpoint 1 DRQ interrupt 203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt		
203 USB ch.1 function endpoint 2 DRQ interrupt 204 USB ch.1 function endpoint 3 DRQ interrupt 205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	202	·
205 USB ch.1 function endpoint 4 DRQ interrupt 206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	203	
206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	204	USB ch.1 function endpoint 3 DRQ interrupt
206 USB ch.1 function endpoint 5 DRQ interrupt 207 to 208 Reserved 209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt		
209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	206	USB ch.1 function endpoint 5 DRQ interrupt
209 MFS ch.12 reception interrupt 210 MFS ch.12 transmission interrupt 211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	207 to 208	·
211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt		MFS ch.12 reception interrupt
211 MFS ch.13 reception interrupt 212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	210	MFS ch.12 transmission interrupt
212 MFS ch.13 transmission interrupt 213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt	211	,
213 MFS ch.14 reception interrupt 214 MFS ch.14 transmission interrupt		·
214 MFS ch.14 transmission interrupt	213	,



Number	Interrupt Signal Name		
216	MFS ch.15 transmission interrupt		
217	Reserved		
218	I2S reception DSTC transfer request (Separated type)		
219	I2S transmission DSTC transfer request (Separated type)		
220	Hi-Speed Quad SPI reception DSTC transfer request (Separated type)		
221	Hi-Speed Quad SPI transmission DSTC transfer request (Separated type)		
222	Programmable CRC DSTC transfer request (Separated type)		
223	CAN-FD DSTC transfer request (Separated type)		
224 to 255	Reserved		



Table 3-5 List of Interrupt Signals Input to DSTC (TYPE4-M4 Product)

Number	ist of Interrupt Signals Input to DSTC (TYPE4-M4 Product) Interrupt Signal Name
0	External pin interrupt ch.0
1	External pin interrupt ch.1
2	External pin interrupt ch.2
3	External pin interrupt ch.3
4	External pin interrupt ch.4
5	External pin interrupt ch.5
6	External pin interrupt ch.6
7	External pin interrupt ch.7
8	External pin interrupt ch.8
9	External pin interrupt ch.9
11	External pin interrupt ch.10 External pin interrupt ch.11
12	
	External pin interrupt ch.12
13	External pin interrupt ch.13
14 15	External pin interrupt ch.14 External pin interrupt ch.15
16	Base timer ch.0 source 0 (IRQ0) interrupt
17	Base timer ch.0 source 1 (IRQ1) interrupt
18	Base timer ch.1 source 0 (IRQ0) interrupt
19	Base timer ch.1 source 1 (IRQ1) interrupt
20	Base timer ch.2 source 0 (IRQ0) interrupt Base timer ch.2 source 1 (IRQ1) interrupt
22	Base timer ch.3 source 0 (IRQ0) interrupt
23	Base timer ch.3 source 0 (IRQ0) interrupt Base timer ch.3 source 1 (IRQ1) interrupt
24	Base timer ch.4 source 0 (IRQ0) interrupt
25	Base timer ch.4 source 1 (IRQ1) interrupt
26	Base timer ch.5 source 0 (IRQ0) interrupt
27	Base timer ch.5 source 0 (IRQ0) interrupt
28	Base timer ch.6 source 0 (IRQ0) interrupt
29	Base timer ch.6 source 1 (IRQ1) interrupt
30	Base timer ch.7 source 0 (IRQ0) interrupt
31	Base timer ch.7 source 0 (IRQ0) interrupt
32	MFT unit 0 WFG timer 10 interrupt
33	MFT unit 0 WFG timer 32 interrupt
34	MFT unit 0 WFG timer 32 interrupt MFT unit 0 WFG timer 54 interrupt
35	MFT unit 0 VFG timer 54 interrupt MFT unit 0 FRT ch.0 peak value detection interrupt
36	MFT unit 0 FRT ch.1 peak value detection interrupt
37	MFT unit 0 FRT ch.2 peak value detection interrupt
38	MFT unit 0 FRT ch.0 zero detection interrupt MFT unit 0 FRT ch.1 zero detection interrupt
39 40	
	MFT unit 0 FRT ch.2 zero detection interrupt MET unit 0 ICU ch 0 input odgo detection interrupt
41	MFT unit 0 ICU ch.0 input edge detection interrupt
42	MFT unit 0 ICU ch.1 input edge detection interrupt MET unit 0 ICU ch.2 input edge detection interrupt
43	MFT unit 0 ICU ch.2 input edge detection interrupt
44	MFT unit 0 ICU ch.3 input edge detection interrupt
45	MFT unit 0 OCU ch.0 match detection interrupt



Number	Interrupt Signal Name
46	MFT unit 0 OCU ch.1 match detection interrupt
47	MFT unit 0 OCU ch.2 match detection interrupt
48	MFT unit 0 OCU ch.3 match detection interrupt
49	MFT unit 0 OCU ch.4 match detection interrupt
50	MFT unit 0 OCU ch.5 match detection interrupt
51 to 69	Reserved
70	PPG ch.0 interrupt
71	PPG ch.2 interrupt
72	PPG ch.4 interrupt
73 to 75	Reserved
76	QPRC ch.0 PC match interrupt
77	QPRC ch.0 PC & RC match interrupt
78	QPRC ch.0 overflow / underflow / zero index interrupt
79	QPRC ch.0 count inversion interrupt
80	QPRC ch.0 out-of-range interrupt
81	QPRC ch.0 PC match & RC match interrupt
82 to 87	Reserved
88	Watch counter interrupt
89	MFS ch.0 reception interrupt
90	MFS ch.0 transmission interrupt
91	MFS ch.1 reception interrupt
92	MFS ch.1 transmission interrupt
93	MFS ch.2 reception interrupt
94	MFS ch.2 transmission interrupt
95	MFS ch.3 reception interrupt
96	MFS ch.3 transmission interrupt
97	MFS ch.4 reception interrupt
98	MFS ch.4 transmission interrupt
99	MFS ch.5 reception interrupt
100	MFS ch.5 transmission interrupt
101	MFS ch.6 reception interrupt
102	MFS ch.6 transmission interrupt
103	MFS ch.7 reception interrupt
104	MFS ch.7 transmission interrupt
105	USB ch.0 function endpoint 1 DRQ interrupt
106	USB ch.0 function endpoint 2 DRQ interrupt
107	USB ch.0 function endpoint 3 DRQ interrupt
108	USB ch.0 function endpoint 4 DRQ interrupt
109	USB ch.0 function endpoint 5 DRQ interrupt
110	A/D converter unit 0 priority conversion interrupt
111	A/D converter unit 0 scan conversion interrupt
112	A/D converter unit 1 priority conversion interrupt
113	A/D converter unit 1 scan conversion interrupt
114 to 119	Reserved
120	I2S ch.0 reception DSTC transfer request (Separated type)
121	I2S ch.0 transmission DSTC transfer request (Separated type)
122	I2S ch.1 reception DSTC transfer request (Separated type)



Number	Interrupt Signal Name		
123	I2S ch.1 transmission DSTC transfer request (Separated type)		
124	GDC HS-SPICNT reception DSTC transfer request (Separated type)		
125	GDC HS-SPICNT transmission DSTC transfer request (Separated type)		
126	Programmable CRC DSTC transfer request (Separated type)		
127	CAN-FD DSTC transfer request (Separated type)		
128 to 255	Reserved		



4. Registers

This section explains the respective details of registers.

Register List

Abbreviation	Register Name	Reference
DRQSEL	DMAC DMA Request Selection Register	4.1
IRQ003SEL	Relocate Interrupt Selection Register	
IRQ004SEL	Relocate Interrupt Selection Register	
IRQ005SEL	Relocate Interrupt Selection Register	
IRQ006SEL	Relocate Interrupt Selection Register	4.3
IRQ007SEL	Relocate Interrupt Selection Register	4.2
IRQ008SEL	Relocate Interrupt Selection Register	
IRQ009SEL	Relocate Interrupt Selection Register	
IRQ010SEL	Relocate Interrupt Selection Register	
EXC02MON	EXC02 Batch Read Register	4.3
IRQ000MON	IRQ000 Batch Read Register	4.4
IRQ001MON	IRQ001 Batch Read Register	4.5
IRQ002MON	IRQ002 Batch Read Register	4.6
IRQ003MON	IRQ003 Batch Read Register	
IRQ004MON	IRQ004 Batch Read Register	
IRQ005MON	IRQ005 Batch Read Register	
IRQ006MON	IRQ006 Batch Read Register	
IRQ007MON	IRQ007 Batch Read Register	4.7
IRQ008MON	IRQ008 Batch Read Register	
IRQ009MON	IRQ009 Batch Read Register	
IRQ010MON	IRQ010 Batch Read Register	
IRQ011MON	IRQ011 Batch Read Register	
IRQ012MON	IRQ012 Batch Read Register	
IRQ013MON	IRQ013 Batch Read Register	
IRQ014MON	IRQ014 Batch Read Register	
IRQ015MON	IRQ015 Batch Read Register	4.8
IRQ016MON	IRQ016 Batch Read Register	
IRQ017MON	IRQ017 Batch Read Register	
IRQ018MON	IRQ018 Batch Read Register	
IRQ019MON	IRQ019 Batch Read Register	
IRQ020MON	IRQ020 Batch Read Register	4.9
IRQ021MON	IRQ021 Batch Read Register	
IRQ022MON	IRQ022 Batch Read Register	4.10
IRQ023MON	IRQ023 Batch Read Register	
IRQ024MON	IRQ024 Batch Read Register	4.11
IRQ025MON	IRQ025 Batch Read Register	4.12
IRQ026MON	IRQ026 Batch Read Register	4.13
IRQ027MON	IRQ027 Batch Read Register	4.14
IRQ028MON	IRQ028 Batch Read Register	4.11
IRQ029MON	IRQ029 Batch Read Register	4.12
IRQ030MON	IRQ030 Batch Read Register	4.13
IRQ031MON	IRQ031 Batch Read Register	4.14
IRQ032MON	IRQ032 Batch Read Register	4.11
IRQ033MON	IRQ033 Batch Read Register	4.11
IRQ034MON	IRQ034 Batch Read Register	4.12
	-	
IRQ035MON	IRQ035 Batch Read Register	4.14



Abbreviation	Register Name	Reference	
IRQ036MON	IRQ036 Batch Read Register		
IRQ037MON	IRQ037 Batch Read Register	4.15	
IRQ038MON	IRQ038 Batch Read Register		
IRQ039MON	IRQ039 Batch Read Register		
IRQ040MON	IRQ040 Batch Read Register		
IRQ041MON	IRQ041 Batch Read Register		
IRQ042MON	IRQ042 Batch Read Register		
IRQ043MON	IRQ043 Batch Read Register	4.16	
IRQ044MON	IRQ044 Batch Read Register		
IRQ045MON	IRQ045 Batch Read Register		
IRQ046MON	IRQ046 Batch Read Register		
IRQ047MON	IRQ047 Batch Read Register	4.17	
IRQ048MON	IRQ048 Batch Read Register	4.18	
IRQ049MON	IRQ049 Batch Read Register	4.19	
IRQ050MON	IRQ050 Batch Read Register	4.20	
IRQ050MON		7.20	
	IRQ051 Batch Read Register		
IRQ052MON	IRQ052 Batch Read Register	4.8	
IRQ053MON	IRQ053 Batch Read Register		
IRQ054MON	IRQ054 Batch Read Register		
IRQ055MON	IRQ055 Batch Read Register		
IRQ056MON	IRQ056 Batch Read Register	4.8	
IRQ057MON	IRQ057 Batch Read Register		
IRQ058MON	IRQ058 Batch Read Register		
IRQ059MON	IRQ059 Batch Read Register	4.21	
IRQ060MON	IRQ060 Batch Read Register	4.22	
IRQ061MON	IRQ061 Batch Read Register	4.23	
IRQ062MON	IRQ062 Batch Read Register	4.22	
IRQ063MON	IRQ063 Batch Read Register	4.23	
IRQ064MON	IRQ064 Batch Read Register	4.22	
IRQ065MON	IRQ065 Batch Read Register	4.23	
IRQ066MON	IRQ066 Batch Read Register	4.22	
IRQ067MON	IRQ067 Batch Read Register	4.23	
IRQ068MON	IRQ068 Batch Read Register	4.22	
IRQ069MON	IRQ069 Batch Read Register	4.23	
IRQ070MON	IRQ070 Batch Read Register	4.22	
IRQ071MON	IRQ071 Batch Read Register	4.23	
IRQ072MON	IRQ072 Batch Read Register	4.22	
IRQ073MON	IRQ073 Batch Read Register	4.23	
IRQ074MON	IRQ074 Batch Read Register	4.22	
IRQ075MON	IRQ075 Batch Read Register	4.23	
IRQ076MON	IRQ076 Batch Read Register	4.24	
IRQ077MON	IRQ077 Batch Read Register	4.24	
IRQ078MON	IRQ078 Batch Read Register	4.25	
IRQ079MON	IRQ079 Batch Read Register	4.26	
IRQ080MON	IRQ080 Batch Read Register	4.27	
IRQ081MON	IRQ081 Batch Read Register	4.28	
IRQ082MON	IRQ082 Batch Read Register	4.29	



Abbreviation	Register Name	Reference
IRQ083MON	IRQ083 Batch Read Register	
IRQ084MON	IRQ084 Batch Read Register	
IRQ085MON	IRQ085 Batch Read Register	
IRQ086MON	IRQ086 Batch Read Register	4.20
IRQ087MON	IRQ087 Batch Read Register	4.30
IRQ088MON	IRQ088 Batch Read Register	
IRQ089MON	IRQ089 Batch Read Register	
IRQ090MON	IRQ090 Batch Read Register	
IRQ091MON	IRQ091 Batch Read Register	4.31
IRQ092MON	IRQ092 Batch Read Register	
IRQ093MON	IRQ093 Batch Read Register	4.00
IRQ094MON	IRQ094 Batch Read Register	4.32
IRQ095MON	IRQ095 Batch Read Register	
IRQ096MON	IRQ096 Batch Read Register	4.0
IRQ097MON	IRQ097 Batch Read Register	4.9
IRQ098MON	IRQ098 Batch Read Register	
IRQ099MON	IRQ099 Batch Read Register	
IRQ100MON	IRQ100 Batch Read Register	4.16
IRQ101MON	IRQ101 Batch Read Register	
IRQ102MON	IRQ102 Batch Read Register	4.33
IRQ103MON	IRQ103 Batch Read Register	4.22
IRQ104MON	IRQ104 Batch Read Register	4.23
IRQ105MON	IRQ105 Batch Read Register	4.22
IRQ106MON	IRQ106 Batch Read Register	4.23
IRQ107MON	IRQ107 Batch Read Register	4.22
IRQ108MON	IRQ108 Batch Read Register	4.23
IRQ109MON	IRQ109 Batch Read Register	4.22
IRQ110MON	IRQ110 Batch Read Register	4.23
IRQ111MON	IRQ111 Batch Read Register	4.24
IRQ112MON	IRQ112 Batch Read Register	4.39
IRQ113MON	IRQ113 Batch Read Register	4.25
IRQ114MON	IRQ114 Batch Read Register	4.26
IRQ115MON	IRQ115 Batch Read Register	
IRQ116MON	IRQ116 Batch Read Register	4.39
IRQ117MON	IRQ117 Batch Read Register	
IRQ118MON	IRQ118 Batch Read Register	4.37
IRQ119MON	IRQ119 Batch Read Register	4.38
IRQ120MON	IRQ120 Batch Read Register	4.22
IRQ121MON	IRQ121 Batch Read Register	4.23
IRQ122MON	IRQ122 Batch Read Register	4.22
IRQ123MON	IRQ123 Batch Read Register	4.23
IRQ124MON	IRQ124 Batch Read Register	4.22
IRQ125MON	IRQ125 Batch Read Register	4.23
IRQ126MON	IRQ126 Batch Read Register	4.22
IRQ127MON	IRQ127 Batch Read Register	4.23
ODDPKS	USB ch.0 Odd Packet Size DMA Enable Register	4.40
ODDPKS1	USB ch.1 Odd Packet Size DMA Enable Register	4.41



4.1 DMAC DMA Request Selection Register (DRQSEL)

The DMA Request Selection Register (DRQSEL) enables using an interrupt signal from a peripheral function as a transfer request to the DMAC. Such interrupt signal can be transferred through the DMA transfer by the DMAC.

Register configuration



Register function

[bit31:0] DRQSEL[31:0]

The connection in the SEL1 selector in Figure 2-1 changes according to the setting of a bit in the DRQSEL Register. If the setting of a bit is 1, an interrupt signal is connected to the SEL1 selector as a transfer request signal to the DMAC. If the setting of a bit is 0, an interrupt signal is connected to the SEL1 selector as an interrupt signal to the NVIC or as a transfer request signal to the DSTC.

Bit	Corresponding interrupt signal name
31	External pin interrupt ch.3
30	External pin interrupt ch.2
29	External pin interrupt ch.1
28	External pin interrupt ch.0
27	MFS ch.7 transmission interrupt
26	MFS ch.7 reception interrupt
25	MFS ch.6 transmission interrupt
24	MFS ch.6 reception interrupt
23	MFS ch.5 transmission interrupt
22	MFS ch.5 reception interrupt
21	MFS ch.4 transmission interrupt
20	MFS ch.4 reception interrupt
19	MFS ch.3 transmission interrupt
18	MFS ch.3 reception interrupt
17	MFS ch.2 transmission interrupt
16	MFS ch.2 reception interrupt
15	MFS ch.1 transmission interrupt
14	MFS ch.1 reception interrupt
13	MFS ch.0 transmission interrupt
12	MFS ch.0 reception interrupt
11	Base timer ch.6 source 0 (IRQ0) interrupt
10	Base timer ch.4 source 0 (IRQ0) interrupt
9	Base timer ch.2 source 0 (IRQ0) interrupt
8	Base timer ch.0 source 0 (IRQ0) interrupt
7	A/D converter unit 2 scan conversion interrupt
6	A/D converter unit 1 scan conversion interrupt
5	A/D converter unit 0 scan conversion interrupt
4	USB ch.0 function endpoint 5 DRQ interrupt
3	USB ch.0 function endpoint 4 DRQ interrupt
2	USB ch.0 function endpoint 3 DRQ interrupt
1	USB ch.0 function endpoint 2 DRQ interrupt
0	USB ch.0 function endpoint 1 DRQ interrupt

CHAPTER 8: Interrupts



Notes:

- If an interrupt signal is selected as a transfer request to the DMAC, the read value of the bit in the interrupt request batch read register (IRQxxxMON, xxx = 000 to 127) corresponding to that interrupt signal is 0, regardless of whether the interrupt of that interrupt signal occurs.
- Before modifying the settings of DRQSEL, clear the interrupt request signals from the peripheral functions related to the settings to be modified.
- The DMA transfer of an interrupt signal not included in the settings of DRQSEL cannot be started by the hardware start by the DMAC.
- If an interrupt signal is connected to the DMAC according to the settings of DRQSEL, it cannot be connected to the DSTC.



4.2 Relocate Interrupt Selection Register (IRQxxxSEL)

The Relocate Interrupt Selection Register (IRQxxxSEL) is a register selecting a relocate interrupt to be input to one of the exceptions between exception no. 19 and exception no. 26 (IRQ003 to IRQ010). There are eight Relocate Interrupt Selection Registers, IRQ003SEL to IRQ010SEL. The IRQ003SEL to IRQ010SEL Registers select the interrupts to be input to IRQ003 to IRQ010 respectively.

Register configuration

bit	31 16	15 8	7 0
Field	SELBIT[15:0]	Reserved	SELIRQ[7:0]
Attribute	R/W	R	R/W
Initial value	0x0000	0x00	0x00

Register function

[bit31:16] SELBIT[15:0]

A bit in SELBIT[15:0] specifies the bit position to which one of the interrupt sources aggregated by logical OR is moved to the relocate interrupt. The peripheral interrupt to be generated by those interrupt sources is specified in SELIRQ[7:0].

For the bit position, see the column of bit in Table 3-1 and Table 3-2.

Bit	Value	Description
15	0	Bit15 of the interrupt source is not moved to the relocate interrupt.
13	1	Bit15 of the interrupt source is moved to bit15 of the relocate interrupt.
4.4	0	Bit14 of the interrupt source is not moved to the relocate interrupt.
14	1	Bit14 of the interrupt source is moved to bit14 of the relocate interrupt.
12	0	Bit13 of the interrupt source is not moved to the relocate interrupt.
13	1	Bit13 of the interrupt source is moved to bit13 of the relocate interrupt.
10	0	Bit12 of the interrupt source is not moved to the relocate interrupt.
12	1	Bit12 of the interrupt source is moved to bit12 of the relocate interrupt.
11	0	Bit11 of the interrupt source is not moved to the relocate interrupt.
11	1	Bit11 of the interrupt source is moved to bit11 of the relocate interrupt.
40	0	Bit10 of the interrupt source is not moved to the relocate interrupt.
10	1	Bit10 of the interrupt source is moved to bit10 of the relocate interrupt.
0	0	Bit9 of the interrupt source is not moved to the relocate interrupt.
9	1	Bit9 of the interrupt source is moved to bit9 of the relocate interrupt.
8	0	Bit8 of the interrupt source is not moved to the relocate interrupt.
٥	1	Bit8 of the interrupt source is moved to bit8 of the relocate interrupt.
7	0	Bit7 of the interrupt source is not moved to the relocate interrupt.
/	1	Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.
6	0	Bit6 of the interrupt source is not moved to the relocate interrupt.
0	1	Bit6 of the interrupt source is moved to bit6 of the relocate interrupt.
5	0	Bit5 of the interrupt source is not moved to the relocate interrupt.
5	1	Bit5 of the interrupt source is moved to bit5 of the relocate interrupt.
4	0	Bit4 of the interrupt source is not moved to the relocate interrupt.
4	1	Bit4 of the interrupt source is moved to bit4 of the relocate interrupt.
3	0	Bit3 of the interrupt source is not moved to the relocate interrupt.
3	1	Bit3 of the interrupt source is moved to bit3 of the relocate interrupt.
2	0	Bit2 of the interrupt source is not moved to the relocate interrupt.
	1	Bit2 of the interrupt source is moved to bit2 of the relocate interrupt.
1	0	Bit1 of the interrupt source is not moved to the relocate interrupt.
1	1	Bit1 of the interrupt source is moved to bit1 of the relocate interrupt.
0	0	Bit0 of the interrupt source is not moved to the relocate interrupt.
l ⁰	1	Bit0 of the interrupt source is moved to bit0 of the relocate interrupt.



[bit15:8] Reserved: Reserved bits

A reserved bit reads 0.

[bit7:0] SELIRQ[7:0]

The SELIRQ[7:0] bits specify the IRQ no. of a peripheral interrupt to be relocated. For the IRQ no., see the column of IRQ no. in Table 3-1 and Table 3-2.

Value	Description
11 to 127	IRQ no. of a peripheral interrupt to be relocated
0x00	No peripheral interrupt to be relocated
Value other than	Setting prohibited
the above	Setting prombited

Examples of and notes on setting

For instance, the SELIRQ[7:0] bits and the SELBIT[7:0] bits in the IRQ003SEL Register are set to 25 and 0b00000010 respectively. According to these settings, the IRQ no.25 interrupt (MFT unit 0 FRT ch.1 zero detection interrupt) assigned to bit1 in the IRQ025MON Register is relocated to bit1 in the IRQ003MON Register. If an MFT unit 0 FRT ch.1 zero detection interrupt is generated, an IRQ no.3 interrupt is generated and 1 can be read out from bit1 in the IRQ003MON Register. From the original interrupt position (bit1 in the IRQ025MON Register), no interrupt is generated any more. From bit1 in the IRQ025MON Register, "0" is always read out.

On the other hand, the IRQ no.25 interrupt (MFT unit 0 FRT ch.0 zero detection interrupt) can still be received from bit0 in the IRQ025MON Register, to which the interrupt is assigned. Therefore, the two interrupt sources aggregated by logical OR to bit0 and bit1 in the IRQ025MON Register can be received from the IRQ003MON Register and the IRQ025MON Register respectively.

The same IRQ no. can be specified in the SELIRQ[7:0] bits in more than one Relocate Interrupt Selection Register from IRQ003SEL to IRQ010SEL. For instance, in addition to the settings of the IRQ003SEL Register mentioned above, if the SELIRQ[7:0] bits and the SELBIT[7:0] bits in the IRQ004SEL Register are set to 25 and 0b00000100 respectively, the IRQ no.25 interrupt (MFT unit 0 FRT ch.2 zero detection interrupt) assigned to bit2 in the IRQ025MON Register can be received from bit2 in the IRQ004MON Register. Therefore, the three interrupt sources aggregated by logical OR to bit0, bit1 and bit2 in the IRQ025MON Register can be received from the IRQ003MON Register, the IRQ004MON Register and the IRQ025MON Register respectively.

However, one interrupt source cannot be selected for different relocate interrupts. (If the same IRQ no. is specified in the SELIRQ[7:0] bits in different Relocate Interrupt Selection Registers, their respective settings of the SELBIT[7:0] bits cannot be the same.)

If more than one bit of the SELBIT[7:0] bits are set to 1, multiple interrupt sources selected are aggregated by logical OR to become a relocate interrupt.

A bus reset initializes the settings of all Relocate Interrupt Selection Registers (IRQ003SEL to IRQ010SEL). After the relocate interrupt selection settings in the IRQ003SEL to IRQ010SEL Registers have been initialized, the IRQ no.3 to IRQ no.10 interrupts are no longer generated.


Before modifying the settings of any of the IRQ003SEL to IRQ010SEL Registers, ensure that no interrupt signal has been asserted.



4.3 EXC02 Batch Read Register (EXC02MON)

The EXC02 Batch Read Register (EXC02MON) can read out at once all interrupts (NMI and hardware watchdog interrupt) assigned to exception no. 2.

Register configuration



Register function

[bit31:2] Reserved: Reserved bits

A reserved bit reads 0.

[bit1] HWINT

Value	Description
0	There is no interrupt request of the hardware watchdog timer.
1	An interrupt request of the hardware watchdog timer has been made.

[bit0] NMI


Value	Description
0	There is no interrupt request of the NMIX external pin.
1	An interrupt request of the NMIX external pin has been made.



4.4 IRQ000 Batch Read Register (IRQ000MON)

The IRQ000 Batch Read Register (IRQ000MON) can read out the interrupt (clock supervisor anomalous frequency detection interrupt) assigned to exception no. 16.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] FCSINT


Value	Description
0	There is no interrupt request of the anomalous frequency detected by the CSV.
1	An interrupt request of the anomalous frequency detected by the CSV has been made.



4.5 IRQ001 Batch Read Register (IRQ001MON)

The IRQ001 Batch Read Register (IRQ001MON) can read out the interrupt (software watchdog interrupt) assigned to exception no. 17.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] SWWDTINT


- 5		
	Value	Description
	0	There is no interrupt request of the software watchdog timer.
	1	An interrupt request of the software watchdog timer has been made.



4.6 IRQ002 Batch Read Register (IRQ002MON)

The IRQ002 Batch Read Register (IRQ002MON) can read out the interrupt (low-voltage detection interrupt) assigned to exception no. 18.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] LVDINT

Value	Description
0	There is no low-voltage detection (LVD) interrupt request.
1	A low-voltage detection (LVD) interrupt request has been made.



4.7 IRQ003/004/005/006/007/008/009/010 Batch Read Register (IRQxxxMON)

The IRQ003MON to IRQMON010 Registers can read out at once the interrupts (relocate interrupts) assigned to exception no. 19 to no. 26 respectively.

Register configuration



Register function

[bit31:8] Reserved: Reserved bits

A reserved bit reads 0.

[bit7:0] IRQBIT[7:0]

Each of the IRQBIT[7:0] bits indicates the status of the relocate interrupt selected in the corresponding bit in the IRQxxxSEL Register.

Value	Description
0	There is no interrupt request of the interrupt selected in the corresponding bit in the IRQxxxSEL Register.
1	An interrupt request of the interrupt selected in the corresponding bit in the IRQxxxSEL Register has been made.




4.8 IRQ011/012/013/014/015/016/017/018/051/052/053/054/055/056/057/058 Batch Read Register (IRQxxxMON)

The IRQ011MON to IRQ018MON Registers can read out at once the interrupts (external pin interrupt ch.0 to ch.7) assigned to exception no. 27 to no. 34 respectively.

The IRQ051MON to IRQ058MON Registers can read out at once the interrupts (external pin interrupt ch.8 to ch.15) assigned to exception no. 67 to no. 74 respectively.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] EXTINT

Value	Description
0	There is no interrupt request of the external pin interrupt channel corresponding to the
	IRQxxxMON Register.
1	An interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON
	Register has been made.


See Table 3-1 and Table 3-2 for the relationship between exception no. and interrupt.



4.9 IRQ019/020/096/097 Batch Read Register (IRQxxxMON)

The IRQ019MON, IRQ020MON, IRQ096MON and IRQ097MON Registers can read out at once the interrupts (QPRC ch.0 to ch.3, GDC) assigned to exception no. 35, no. 36, no. 112 and no. 113 respectively.

Register configuration



Register function

[bit31:9] Reserved: Reserved bits

A reserved bit reads 0.

[bit8] GDCINT

Register by has the following features. Other than the following becomes a reserved bit "0" is read.

Register	Value	Description
IRQ096MON	0	There is no interrupt request of the GDC SafetyStream0.
	1	An interrupt request of the GDC SafetyStream0 has been made.
IRQ097MON	0	There is no interrupt request of the GDC DisplayStream0.
	1	An interrupt request of the GDC DisplayStream0 has been made.

[bit7:6] Reserved: Reserved bits

A reserved bit reads 0.



[bit5:0] QUDINT


bit	Value	Description	
5	0	There is no PC match & RC match interrupt request of a QPRC channel	
		corresponding to the IRQxxxMON Register.	
5	1	A PC match & RC match interrupt request of a QPRC channel corresponding to	
	I	the IRQxxxMON Register has been made.	
	0	There is no out-of-range interrupt request of a QPRC channel corresponding to	
4	U	the IRQxxxMON Register.	
4	1	An out-of-range interrupt request of a QPRC channel corresponding to the	
	1	IRQxxxMON Register has been made.	
	0	There is no count inversion interrupt request of a QPRC channel corresponding to	
3	0	the IRQxxxMON Register.	
	4	A count inversion interrupt request of a QPRC channel corresponding to the	
	1	IRQxxxMON Register has been made.	
	0	There is no overflow / underflow / zero index interrupt request of a QPRC channel	
2		corresponding to the IRQxxxMON Register.	
2	1	An overflow / underflow / zero index interrupt request of a QPRC channel	
		corresponding to the IRQxxxMON Register has been made.	
	0	There is no PC & RC match interrupt request of a QPRC channel corresponding	
1		to the IRQxxxMON Register.	
'	1	A PC & RC match interrupt request of a QPRC channel corresponding to the	
	1	IRQxxxMON Register has been made.	
	0	There is no PC match interrupt request of a QPRC channel corresponding to the	
0	U	IRQxxxMON Register.	
	1	A PC match interrupt request of a QPRC channel corresponding to the	
	<u> </u>	IRQxxxMON Register has been made.	



4.10 IRQ021/022/023 Batch Read Register (IRQxxxMON)

The IRQ021MON to IRQ023MON Registers can read out at once the interrupts (WFG timer interrupts and DTIF interrupts of MFT unit 0 to MFT unit 2) assigned to exception no. 37 to no. 39 respectively.

Register configuration



Register function

[bit31:4] Reserved: Reserved bits

A reserved bit reads 0.

[bit3:0] WAVEINT


bit	Value	Description		
	0	There is no interrupt request of WFG timer 54 of the MFT unit corresponding to		
2	0	the IRQxxxMON Register.		
3	1	An interrupt request of WFG timer 54 of the MFT unit corresponding to the		
	'	IRQxxxMON Register has been made.		
	0	There is no interrupt request of WFG timer 32 of the MFT unit corresponding to		
2	0	the IRQxxxMON Register.		
2	4	An interrupt request of WFG timer 32 of the MFT unit corresponding to the		
	1	IRQxxxMON Register has been made.		
	0	There is no interrupt request of WFG timer 10 of the MFT unit corresponding to		
4	0	the IRQxxxMON Register.		
1	1	An interrupt request of WFG timer 10 of the MFT unit corresponding to the		
	'	IRQxxxMON Register has been made.		
	0	There is no interrupt request of the DTIF (motor emergency stop) of the MFT unit		
0	U	corresponding to the IRQxxxMON Register.		
U	1	An interrupt request of the DTIF (motor emergency stop) of the MFT unit		
	'	corresponding to the IRQxxxMON Register has been made.		



4.11 IRQ024/028/032 Batch Read Register (IRQxxxMON)

The IRQ024MON, IRQ028MON and IRQ032MON Registers can read out at once the interrupts (FRT ch.0 to ch.2 peak detection interrupts of MFT unit 0 to unit 2) assigned to exception no. 40, no. 44 and no. 48 respectively.

Register configuration



Register function

[bit31:3] Reserved: Reserved bits

A reserved bit reads 0.

[bit2:0] FRT_PEAK_INT


bit	Value	Description
	0	There is no FRT ch.2 peak value detection interrupt request of the MFT unit
2	U	corresponding to the IRQxxxMON Register.
2	1	An FRT ch.2 peak value detection interrupt request of the MFT unit corresponding to
	'	the IRQxxxMON Register has been made.
	0	There is no FRT ch.1 peak value detection interrupt request of the MFT unit
4	U	corresponding to the IRQxxxMON Register.
1	1	An FRT ch.1 peak value detection interrupt request of the MFT unit corresponding to
		the IRQxxxMON Register has been made.
	0	There is no FRT ch.0 peak value detection interrupt request of the MFT unit
0	U	corresponding to the IRQxxxMON Register.
	1	An FRT ch.0 peak value detection interrupt request of the MFT unit corresponding to
	I	the IRQxxxMON Register has been made.



4.12 IRQ025/029/033 Batch Read Register (IRQxxxMON)

The IRQ025MON, IRQ029MON and IRQ033MON Registers can read out at once the interrupts (FRT ch.0 to ch.2 zero detection interrupts of MFT unit 0 to unit 2) assigned to exception no. 41, no. 45 and no. 49 respectively.

Register configuration



Register function

[bit31:3] Reserved: Reserved bits

A reserved bit reads 0.

[bit2:0] FRT_ZERO_INT


bit	Value	Description	
	0	There is no FRT ch.2 zero detection interrupt request of the MFT unit corresponding	
2	0	to the IRQxxxMON Register.	
2	1	An FRT ch.2 zero detection interrupt request of the MFT unit corresponding to the	
	!	IRQxxxMON Register has been made.	
	0	There is no FRT ch.1 zero detection interrupt request of the MFT unit corresponding	
1	U	to the IRQxxxMON Register.	
'	1	An FRT ch.1 zero detection interrupt request of the MFT unit corresponding to the	
	ı	IRQxxxMON Register has been made.	
	0	There is no FRT ch.0 zero detection interrupt request of the MFT unit corresponding	
0		to the IRQxxxMON Register.	
0	1	An FRT ch.0 zero detection interrupt request of the MFT unit corresponding to the	
		IRQxxxMON Register has been made.	



4.13 IRQ026/030/034 Batch Read Register (IRQxxxMON)

The IRQ026MON, IRQ030MON and IRQ034MON Registers can read out at once the interrupts (ICU ch.0 to ch.2 input edge detection interrupts of MFT unit 0 to unit 2) assigned to exception no. 42, no. 46 and no. 50 respectively.

Register configuration



Register function

[bit31:4] Reserved: Reserved bits

A reserved bit reads 0.

[bit3:0] ICUINT


bit	Value	Description	
	0	There is no ICU ch.3 input edge detection interrupt request of the MFT unit	
3	0	corresponding to the IRQxxxMON Register.	
3	4	An ICU ch.3 input edge detection interrupt request of the MFT unit corresponding to	
	'	the IRQxxxMON Register has been made.	
	0	There is no ICU ch.2 input edge detection interrupt request of the MFT unit	
2	0	corresponding to the IRQxxxMON Register.	
2	4	An ICU ch.2 input edge detection interrupt request of the MFT unit corresponding to	
	ı	the IRQxxxMON Register has been made.	
	0	There is no ICU ch.1 input edge detection interrupt request of the MFT unit	
1		corresponding to the IRQxxxMON Register.	
'	1	An ICU ch.1 input edge detection interrupt request of the MFT unit corresponding to	
		the IRQxxxMON Register has been made.	
	0	There is no ICU ch.0 input edge detection interrupt request of the MFT unit	
0	0	corresponding to the IRQxxxMON Register.	
0	1	An ICU ch.0 input edge detection interrupt request of the MFT unit corresponding to	
		the IRQxxxMON Register has been made.	



4.14 IRQ027/031/035 Batch Read Register (IRQxxxMON)

The IRQ027MON, IRQ031MON and IRQ053MON Registers can read out at once the interrupts (OCU ch.0 to ch.2 match detection interrupts of MFT unit 0 to unit 2) assigned to exception no. 43, no. 47 and no. 51 respectively.

Register configuration



Register function

[bit31:6] Reserved: Reserved bits

A reserved bit reads 0.

[bit5:0] OCUINT


bit	Value	e Description	
	0	There is no OCU ch.5 match detection interrupt request of the MFT unit	
5	U	corresponding to the IRQxxxMON Register.	
5	1	An OCU ch.5 match detection interrupt request of the MFT unit corresponding to the	
	I	IRQxxxMON Register has been made.	
	0	There is no OCU ch.4 match detection interrupt request of the MFT unit	
4	U	corresponding to the IRQxxxMON Register.	
4	4	An OCU ch.4 match detection interrupt request of the MFT unit corresponding to the	
	1	IRQxxxMON Register has been made.	
	0	There is no OCU ch.3 match detection interrupt request of the MFT unit	
2	0	corresponding to the IRQxxxMON Register.	
3		An OCU ch.3 match detection interrupt request of the MFT unit corresponding to the	
	1	IRQxxxMON Register has been made.	
	0	There is no OCU ch.2 match detection interrupt request of the MFT unit	
2	0	corresponding to the IRQxxxMON Register.	
2	1	An OCU ch.2 match detection interrupt request of the MFT unit corresponding to the	
	ı	IRQxxxMON Register has been made.	
	0	There is no OCU ch.1 match detection interrupt request of the MFT unit	
4	0	corresponding to the IRQxxxMON Register.	
1	4	An OCU ch.1 match detection interrupt request of the MFT unit corresponding to the	
	1	IRQxxxMON Register has been made.	
	0	There is no OCU ch.0 match detection interrupt request of the MFT unit	
0	0	corresponding to the IRQxxxMON Register.	
0	4	An OCU ch.0 match detection interrupt request of the MFT unit corresponding to the	
	1	IRQxxxMON Register has been made.	



4.15 IRQ036/037/038 Batch Read Register (IRQxxxMON)

The IRQ036MON to IRQ038MON Registers can read out at once the interrupts (PPG ch.0 to ch.20) assigned to exception no. 52 to no. 54 respectively.

Register configuration



Register function

[bit31:3] Reserved: Reserved bits

A reserved bit reads 0.

[bit2:0] PPGINT

bit	Value	Description	
	0	There is no interrupt request of the PPG channel corresponding to the	
2	0	IRQxxxMON Register.	
2	4	An interrupt request of the PPG channel corresponding to the IRQxxxMON	
	'	Register has been made.	
	0	There is no interrupt request of the PPG channel corresponding to the	
4	0	IRQxxxMON Register.	
'	4	An interrupt request of the PPG channel corresponding to the IRQxxxMON	
	1	Register has been made.	
	0	There is no interrupt request of the PPG channel corresponding to the	
0	0	IRQxxxMON Register.	
0	1	An interrupt request of the PPG channel corresponding to the IRQxxxMON	
	'	Register has been made.	




4.16 IRQ039/040/041/042/043/044/045/046/098/099/100/101 Batch Read Register (IRQxxxMON)

The IRQ039MON to IRQ046MON Registers can read out at once the interrupts (interrupts of base timer ch.0 to ch.7) assigned to exception no. 55 to no. 62 respectively.

The IRQ098MON to IRQ101MON Registers can read out at once the interrupts (interrupts of base timer ch.8 to ch.11, GDC) assigned to exception no. 114 to no. 117 respectively.

Register configuration



Register function

[bit31:9] Reserved: Reserved bits

A reserved bit reads 0.

[bit8] GDCINT

Register by has the following features. Other than the following becomes a reserved bit 0 is read.

Register	Value	Description	
ID COCOL ION	0	There is no interrupt request of the GDC Signature0.	
IRQ098MON	1	An interrupt request of the GDC Signature0 has been made.	
IRQ099MON	0	There is no interrupt request of the GDC Display0_Sync0.	
IRQ099MON	1	An interrupt request of the GDC Display0_Sync0 has been made.	
IDO 400MONI	0	There is no interrupt request of the GDC Display0_Sync1.	
IRQ100MON	1	An interrupt request of the GDC Display0_Sync1 has been made.	
IRQ101MON	0	There is no interrupt request of the GDC ContentStream1.	
	1	An interrupt request of the GDC ContentStream1 has been made.	

[bit7:2] Reserved: Reserved bits

A reserved bit reads 0.



[bit1:0] BTINT

bit	Value Description	
	0	There is no interrupt request of source 1 (IRQ1) of the base timer channel
1		corresponding to the IRQxxxMON Register.
'	1	An interrupt request of source 1 (IRQ1) of the base timer channel corresponding
	1	to the IRQxxxMON Register has been made.
	0	There is no interrupt request of source 0 (IRQ0) of the base timer channel
		corresponding to the IRQxxxMON Register.
0	1	An interrupt request of source 0 (IRQ0) of the base timer channel corresponding
		to the IRQxxxMON Register has been made.

See Table 3-1 and Table 3-2 for the relationship between exception no. and interrupt.

The respective details of source 0 (IRQ0) and source 1 (IRQ1) to be output from the base timer vary depending on the base timer function used. Table 4-1 shows the relationship between details of IRQ0 and IRQ1 and base timer functions.

Table 4-1 Relationship between interrupt sources and base timer functions


Function	Interrupt source 0	Interrupt source 1	
runction	(Interrupt source output signal IRQ0)	(Interrupt source output signal IRQ1)	
16-bit PWM timer	Detection of underflow /	Detection of times atout trianger	
16-DIT PVVIVI TIMER	detection of duty match	Detection of timer start trigger	
16-bit PPG timer	Detection of underflow	Detection of timer start trigger	
16-/32-bit reload timer	Detection of underflow	Detection of timer start trigger	
16-/32-bit PWC timer	Overflow detection	Detection of completion of measurement	



4.17 IRQ047 Batch Read Register (IRQ047MON)

The IRQ047 Batch Read Register (IRQ047MON) can read out at once the interrupts (dual timer interrupts) assigned to exception no. 63.

Register configuration



Register function

[bit31:2] Reserved: Reserved bits

A reserved bit reads 0.

[bit1:0] TIMINT


bit	Value	Description
4	0	There is no dual timer TIMINT2 interrupt request.
'	1	A dual timer TIMINT2 interrupt request has been made.
0	0	There is no dual timer TIMINT1 interrupt request.
	1	A dual timer TIMINT1 interrupt request has been made.



4.18 IRQ048 Batch Read Register (IRQ048MON)

The IRQ048 Batch Read Register (IRQ048MON) can read out the interrupt (watch counter interrupt) assigned to exception no. 64.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] WCINT


Value	Description
0	There is no interrupt request of the watch counter.
1	An interrupt request of the watch counter has been made.



4.19 IRQ049 Batch Read Register (IRQ049MON)

The IRQ049 Batch Read Register (IRQ049MON) can read out the interrupt (external bus output error interrupt, GDC) assigned to exception no. 65.

Register configuration



Register function

[bit31:2] Reserved: Reserved bits

A reserved bit reads 0.

[bit1] GSDRAM

Value	Description			
0	There is no interrupt request of the GDC SDRAM-IF.			
1	An interrupt request of the GDC SDRAM-IF has been made.			

[bit0] BMEMCS


Value	Description
0	There is no external bus output error interrupt request.
1	An external bus output error interrupt request has been made.



4.20 IRQ050 Batch Read Register (IRQ050MON)

The IRQ050 Batch Read Register (IRQ050MON) can read out the interrupt (RTC interrupt) assigned to exception no. 66.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] RTCINT


Value	Description			
0	There is no interrupt request of the RTC.			
1	An interrupt request of the RTC has been made.			



4.21 IRQ059 Batch Read Register (IRQ059MON)

The IRQ059 Batch Read Register (IRQ059MON) can read out at once the interrupts (main clock oscillation stabilization wait completion interrupt, sub clock oscillation stabilization wait completion interrupt, main PLL oscillation stabilization wait completion interrupt, and PLL of USB / Ethernet oscillation stabilization wait completion interrupt / PLL of I²S oscillation stabilization wait completion interrupt / PLL of GDC oscillation stabilization wait completion interrupt) assigned to exception no. 75.

Register configuration



Register function

[bit31:6] Reserved: Reserved bits

A reserved bit reads 0.

[bit5] GPLLINT

Value	Description
0	There is no PLL of GDC oscillation stabilization wait completion interrupt.
1	A PLL of GDC oscillation stabilization wait completion interrupt has been made.

[bit4] IPLLINT

Value	Description
0	There is no PLL of I ² S oscillation stabilization wait completion interrupt.
1	A PLL of I ² S oscillation stabilization wait completion interrupt has been made.

[bit3] UPLLINT

Value	Description
0	There is no PLL of USB / Ethernet oscillation stabilization wait completion interrupt.
1	A PLL of USB / Ethernet oscillation stabilization wait completion interrupt has been made.

[bit2] MPLLINT

Value	Description
0	There is no main PLL oscillation stabilization wait completion interrupt.
1	A main PLL oscillation stabilization wait completion interrupt has been made.

[bit1] SOSCINT

Value	Description
0	There is no sub clock oscillation stabilization wait completion interrupt.
1	A sub clock oscillation stabilization wait completion interrupt has been made.

[bit0] MOSCINT

- Value	Description
0	There is no main clock oscillation stabilization wait completion interrupt.
1	A main clock oscillation stabilization wait completion interrupt has been made.



4.22 IRQ060/062/064/066/068/070/072/074/103/105/107/109/120/122/124/126 Batch Read Register (IRQxxxMON)

The IRQ060MON, IRQ062MON, IRQ064MON and IRQ066MON Registers can read out at once the interrupts (MFS ch.0 to ch.3 reception interrupts) assigned to exception no. 76, no. 78, no.80 and no. 82 respectively.

The IRQ068MON, IRQ070MON, IRQ072MON and IRQ074MON Registers can read out at once the interrupts (MFS ch.4 to ch.7 reception interrupts) assigned to exception no. 84, no. 86, no.88 and no. 90 respectively.

The IRQ103MON, IRQ105MON, IRQ0107MON and IRQ109MON Registers can read out at once the interrupts (MFS ch.8 to ch.11 reception interrupts, GDC interrupts) assigned to exception no. 119, no. 121, no.123 and no. 125 respectively.

The IRQ120MON, IRQ122MON, IRQ124MON and IRQ126MON Registers can read out at once the interrupts (MFS ch.12 to ch.15 reception interrupts, GDC interrupts) assigned to exception no. 136, no. 138, no.140 and no. 142 respectively.

Register configuration

bit	31						9	8
Field				Reserved				GDCINT
Attribute				R				R
Initial value			00000	000000000000	000000			0
bit	7	6	5	4	3	2	1	0
Field				Reserved				MFSRINT
Attribute				R				R
Initial value		0000000						0

Register function

[bit31:9] Reserved: Reserved bits

A reserved bit reads 0.

[bit8] GDCINT

Register by has the following features. Other than the following becomes a reserved bit 0 is read.

Register	Value	Description			
IRQ103MON	0	There is no interrupt request of the GDC DisplayStream1.			
IRQ103MON	1	An interrupt request of the GDC DisplayStream1 has been made.			
IRQ105MON	0	There is no interrupt request of the GDC Display1_Sync0.			
IRQ105MON	1	An interrupt request of the GDC Display1_Sync0 has been made.			
IRQ107MON	0	There is no interrupt request of the GDC CapturePlane0.			
IRQ107MON	1	An interrupt request of the GDC CapturePlane0 has been made.			
IRQ109MON	0	There is no interrupt request of the GDC StorageStream0.			
IRQ 109MON	1	An interrupt request of the GDC StorageStream0 has been made.			
IRQ120MON	0	There is no interrupt request of the GDC HS-SPICNT reception.			
IKQ120WON	1	An interrupt request of the GDC HS-SPICNT reception has been made.			
IRQ122MON	0	There is no interrupt request of the GDC HS-SPICNT fault detection.			
INQ 122IVION	1	An interrupt request of the GDC HS-SPICNT fault detection has been made.			



[bit7:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] MFSRINT

Value	Description
0	There is no reception interrupt request of the MFS channel corresponding to the IRQxxxMON
0	Register.
4	A reception interrupt request of the MFS channel corresponding to the IRQxxxMON Register
1	has been made.



4.23 IRQ061/063/065/067/069/071/073/075/104/106/108/110/121/123/125/127 Batch Read Register (IRQxxxMON)


The IRQ061MON, IRQ063MON, IRQ065MON and IRQ067MON Registers can read out at once the interrupts (transmission interrupts and status interrupts of MFS ch.0 to ch.3) assigned to exception no. 77, no. 79, no. 81 and no. 83 respectively.

The IRQ069MON, IRQ071MON, IRQ073MON and IRQ075MON Registers can read out at once the interrupts (transmission interrupts and status interrupts of MFS ch.4 to ch.7) assigned to exception no. 85, no. 87, no. 89 and no. 91 respectively.

The IRQ104MON, IRQ106MON, IRQ108MON and IRQ110MON Registers can read out at once the interrupts (transmission interrupts and status interrupts of MFS ch.8 to ch.11, GDC interrupts) assigned to exception no. 120, no. 122, no. 124 and no. 126 respectively.

The IRQ121MON, IRQ123MON, IRQ125MON and IRQ127MON Registers can read out at once the interrupts (transmission interrupts and status interrupts of MFS ch.12 to ch.15, GDC interrupts) assigned to exception no. 137, no. 139, no. 141 and no. 143 respectively.

Register configuration



Register function

[bit31:9] Reserved: Reserved bits

A reserved bit reads 0.

[bit8] GDCINT

Register by has the following features. Other than the following becomes a reserved bit 0 is read.

Register	Value	Description
IRQ104MON	0	There is no interrupt request of the GDC Signature1.
IKQ104MON	1	An interrupt request of the GDC Signature1 has been made.
IRQ106MON	0	There is no interrupt request of the GDC Display1_Sync1.
IKQTOOMON	1	An interrupt request of the GDC Display1_Sync1 has been made.
IRQ108MON	0	There is no interrupt request of the GDC DisplayPlane0.
IRQTOBINION	1	An interrupt request of the GDC DisplayPlane0 has been made.
IRQ110MON	0	There is no interrupt request of the GDC Histogram.
IRQTIONON	1	An interrupt request of the GDC Histogram has been made.
IBO121MON	0	There is no interrupt request of the GDC HS-SPICNT transmission.
IRQ121MON	1	An interrupt request of the GDC HS-SPICNT transmission has been made.
IRQ123MON	0	There is no interrupt request of the GDC HyperBus Interface.
IKQ123MUN	1	An interrupt request of the GDC HyperBus Interface has been made.



[bit7:2] Reserved: Reserved bits

A reserved bit reads 0.

[bit1:0] MFSINT


bit	Value	Description
1 -	0	There is no status interrupt request of the MFS channel corresponding to the IRQxxxMON
	0	Register.
	4	A status interrupt request of the MFS channel corresponding to the IRQxxxMON Register
	1	has been made.
0	0	There is no transmission interrupt request of the MFS channel corresponding to the
	0	IRQxxxMON Register.
	4	A transmission interrupt request of the MFS channel corresponding to the IRQxxxMON
	1	Register has been made.



4.24 IRQ076/077/111 Batch Read Register (IRQxxxMON)

The IRQ076MON, IRQ077MON and IRQ111MON Registers can read out at once the interrupts (interrupts of A/D converter unit 0 to unit 2) assigned to exception no. 92, no. 93 and no. 127 respectively.

Register configuration



Register function

[bit31:5] Reserved: Reserved bits

A reserved bit reads 0.

[bit4:0] ADCINT


bit	Value	Description
	0	There is no range comparison result interrupt request of the A/D converter unit
4		corresponding to the IRQxxxMON Register.
4	1	A range comparison result interrupt request of the A/D converter unit
	'	corresponding to the IRQxxxMON Register has been made.
	0	There is no conversion result comparison interrupt request of the A/D converter
2	U	unit corresponding to the IRQxxxMON Register.
3	4	A conversion result comparison interrupt request of the A/D converter unit
	'	corresponding to the IRQxxxMON Register has been made.
	0	There is no FIFO overrun interrupt request of the A/D converter unit
2	0	corresponding to the IRQxxxMON Register.
2	1	A FIFO overrun interrupt request of the A/D converter unit corresponding to the
		IRQxxxMON Register has been made.
	0	There is no scan conversion interrupt request of the A/D converter unit
1	0	corresponding to the IRQxxxMON Register.
'	1	A scan conversion interrupt request of the A/D converter unit corresponding to the
		IRQxxxMON Register has been made.
	0	There is no priority conversion interrupt request of the A/D converter unit
	"	corresponding to the IRQxxxMON Register.
0	1	A priority conversion interrupt request of the A/D converter unit corresponding to
	1	the IRQxxxMON Register has been made.



4.25 IRQ078/113 Batch Read Register (IRQxxxMON)

The IRQ078MON and IRQ113MON Registers can read out at once the interrupts (DRQ interrupts of endpoint 0 to endpoint 5 of USB ch.0, and DRQ interrupts of endpoint 0 to endpoint 5 of USB ch.1, HDMI-CEC remote control reception ch.0 interrupt) assigned to exception no. 94 and no. 129 respectively.

Register configuration



Register function

[bit31:6] Reserved: Reserved bits

A reserved bit reads 0.

[bit5] RCEC0INT

Value	Description
0	There is no HDMI-CEC remote control reception ch.0 interrupt.
1	A HDMI-CEC remote control reception ch.0 interrupt has been made.

[bit4:0] USB0INT

bit	Value	Description
4	0	There is no endpoint 5 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register.
	1	An endpoint 5 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register has been made.
2	0	There is no endpoint 4 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register.
3	1	An endpoint 4 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register has been made.
2	0	There is no endpoint 3 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register.
	1	An endpoint 3 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register has been made.
1	0	There is no endpoint 2 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register.
	1	An endpoint 2 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register has been made.
0	0	There is no endpoint 1 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register.
	1	An endpoint 1 DRQ interrupt request of the USB channel corresponding to the IRQxxxMON Register has been made.


RCECOINT only exists in IRQ113MON. It is reserved in IRQ078MON.



4.26 IRQ079/114 Batch Read Register (IRQxxxMON)

The IRQ079MON and IRQ114MON Registers can read out at once the interrupts (interrupts of USB ch.0 and ch.1, HDMI-CEC remote control reception ch.1 interrupt) assigned to exception no. 95 and no. 130 respectively.

Register configuration



Register function

[bit31:7] Reserved: Reserved bits

A reserved bit reads 0.

[bit6] RCEC1INT

Value	Description
0	There is no HDMI-CEC remote control reception ch.1 interrupt.
1	A HDMI-CEC remote control reception ch.1 interrupt has been made.



[bit5:0] USB_INT

bit	Value	Description
5	0	There is no SOFIRQ / CMPIRQ interrupt request of the USB channel
		corresponding to the IRQxxxMON Register.
	1	An SOFIRQ / CMPIRQ interrupt request of the USB channel corresponding to the
		IRQxxxMON Register has been made.
	0	There is no DIRQ / URIRQ / RWKIRQ / CNNIRQ interrupt request of the USB
4	U	channel corresponding to the IRQxxxMON Register.
4	1	An DIRQ / URIRQ / RWKIRQ / CNNIRQ interrupt request of the USB channel
	1	corresponding to the IRQxxxMON Register has been made.
	0	There is no SPK interrupt request of the USB channel corresponding to the
3	U	IRQxxxMON Register.
3	1	An SPK interrupt request of the USB channel corresponding to the IRQxxxMON
	Į.	Register has been made.
	0	There is no SUSP / SOF / BRST / CONF / WKUP interrupt request of the USB
2		channel corresponding to the IRQxxxMON Register.
2	1	An SUSP / SOF / BRST / CONF / WKUP interrupt request of the USB channel
		corresponding to the IRQxxxMON Register has been made.
	0	There is no endpoint 0 DRQO interrupt request of the USB channel
1		corresponding to the IRQxxxMON Register.
'	1	An endpoint 0 DRQO interrupt request of the USB channel corresponding to the
	1	IRQxxxMON Register has been made.
0	0	There is no endpoint 0 DRQI interrupt request of the USB channel corresponding
		to the IRQxxxMON Register.
	1	An endpoint 0 DRQI interrupt request of the USB channel corresponding to the
		IRQxxxMON Register has been made.


RCEC1INT only exists in IRQ114MON. It is reserved in IRQ079MON.



4.27 IRQ080 Batch Read Register (IRQ080MON)

The IRQ080MON Register can read out at once the interrupts (interrupts of CAN ch.0) assigned to exception no. 96 respectively.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] CANINT


Value	Description
0	There is no interrupt request of the CAN channel corresponding to the IRQxxxMON Register.
1	An interrupt request of the CAN channel corresponding to the IRQxxxMON Register has been
	made.



4.28 IRQ081 Batch Read Register (IRQ081MON)

The IRQ081 Batch Read Register (IRQ081MON) can read at once the interrupts (interrupts of CAN ch.1 and CAN-FD) assigned to exception no. 97.

Register configuration



0

Register function

Initial value

[bit31:5] Reserved: Reserved bits

00000

A reserved bit reads 0.

[bit4] CAN1INT

Value	Description
0	There is no CAN-FD 1 interrupt request.
1	A CAN-FD 1 interrupt request has been made.

0

0

0

0

[bit3] CANOINT

Value	Description
0	There is no CAN-FD 0 interrupt request.
1	A CAN-FD 0 interrupt request has been made.

[bit2] CANSEINT

Value	Description
0	There is no single bit error interrupt request of the CAN-FD.
1	A single bit error interrupt request of the CAN-FD has been made.

[bit1] CANDEINT

Value	Description
0	There is no double bit error interrupt request of the CAN-FD.
1	A double bit error interrupt request of the CAN-FD has been made.

[bit0] CANINT


Value	Description						
0	There is no interrupt request of the CAN channel corresponding to the IRQxxxMON Register.						
1	An interrupt request of the CAN channel corresponding to the IRQxxxMON Register has been						
1	made.						



4.29 IRQ082 Batch Read Register (IRQ082MON)

The IRQ082 Batch Read Register (IRQ082MON) can read at once the interrupts (interrupts of Ethernet MAC) assigned to exception no. 98.

Register configuration



Register function

[bit31:3] Reserved: Reserved bits

A reserved bit reads 0.

[bit2] MACLPI

Value	Description						
0	There is no LPI interrupt request of the Ethernet MAC.						
1	An LPI interrupt request of the Ethernet MAC has been made.						

[bit1] MACPMT

Later J 1007 CO. 1011	
Value	Description
0	There is no PMT interrupt request of the Ethernet MAC.
1	A PMT interrupt request of the Ethernet MAC has been made.

[bit0] MACSBD


-						
Value Description						
	0	There is no SBD interrupt request of the Ethernet MAC.				
	1	An SBD interrupt request of the Ethernet MAC has been made.				



4.30 IRQ083/084/085/086/087/088/089/090 Batch Read Register (IRQxxxMON)

The IRQ083MON to IRQMON090 Registers can read out at once the interrupts (interrupts of DMAC ch.0 to ch.7) assigned to exception no. 99 to no. 106 respectively.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] DMACINT


Value	Description
0	There is no interrupt request of the DMAC channel corresponding to the IRQxxxMON
0	Register.
4	An interrupt request of the DMAC channel corresponding to the IRQxxxMON Register has
1	been made.



4.31 IRQ091 Batch Read Register (IRQ091MON)

The IRQ091 Batch Read Register (IRQ091MON) can read out at once the interrupts (DSTC interrupts) assigned to exception no. 107.

Register configuration



Register function

[bit31:2] Reserved: Reserved bits

A reserved bit reads 0.

[bit1:0] DSTCINT

bit	Value	Description
4	0	There is no DSTC ERINT interrupt request.
1	1	A DSTC ERINT interrupt request has been made.
0	0	There is no DSTC SWINT interrupt request.
0	1	A DSTC SWINT interrupt request has been made.



4.32 IRQ092/093/094/095 Batch Read Register (IRQxxxMON)

The IRQ092MON to IRQ095MON Registers can read out at once the interrupts (external pin interrupt ch.16 to ch.31, GDC) assigned to exception no. 108 to no. 111 respectively.

Register configuration

bit	31						9	8		
Field		Reserved								
Attribute		R								
Initial value		000000000000000000000000000000000000000								
bit	7	6	5	4	3	2	1	0		
Field		Res	erved			EX	TINT			
Attribute			R		R					
Initial value	0000 0000									

Register function

[bit31:9] Reserved: Reserved bits

A reserved bit reads 0.

[bit8] GDCINT

Register by has the following features. Other than the following becomes a reserved bit "0" is read.

Register	Value	Description	
IRQ092MON	0	There is no interrupt request of the GDC CommandSequencer.	[bit7:4]
IRQU92IVION	1	An interrupt request of the GDC CommandSequencer has been made.	Reserved:
ID COCON ION	0	There is no interrupt request of the GDC BlitEngine.	Reserved bits
IRQ093MON	1	An interrupt request of the GDC BlitEngine has been made.	A reserved bit reads
ID COO AMON	0	There is no interrupt request of the GDC DrawingEngine.	0.
IRQ094MON	1	An interrupt request of the GDC DrawingEngine has been made.	
IRQ095MON	0	There is no interrupt request of the GDC ContentStream0.	[bit3:0] EXTINT
	1	An interrupt request of the GDC ContentStream0 has been made.	


bit	Value	Description
3	0	There is no interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register.
3	1	An interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register has been made.
2	0	There is no interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register.
	1	An interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register has been made.
1	0	There is no interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register.
	1	An interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register has been made.
0	0	There is no interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register.
	1	An interrupt request of the external pin interrupt channel corresponding to the IRQxxxMON Register has been made.



4.33 IRQ102 Batch Read Register (IRQ102MON)

The IRQ102 Batch Read Register (IRQ102MON) can read out at once the interrupts (interrupts of base timer ch.12 to ch.15, GDC) assigned to exception no. 118.

Register configuration



Register function

[bit31:9] Reserved: Reserved bits

A reserved bit reads 0.

[bit8] GDCINT

Register by has the following features. Other than the following becomes a reserved bit "0" is read.

Value							
0	There is no	[bit7:0] BTINT					
1	An interrup	An interrupt request of the GDC CommandSequencer has been made.					
	bit	bit Value Description					

bit	Value	Description
7	0	There is no interrupt request of source 1 (IRQ1) of base timer ch.15.
'	1	An interrupt request of source 1 (IRQ1) of base timer ch.15 has been made.
6	0	There is no interrupt request of source 0 (IRQ0) of base timer ch.15.
0	1	An interrupt request of source 0 (IRQ0) of base timer ch.15 has been made.
5	0	There is no interrupt request of source 1 (IRQ1) of base timer ch.14.
5	1	An interrupt request of source 1 (IRQ1) of base timer ch.14 has been made.
4	0	There is no interrupt request of source 0 (IRQ0) of base timer ch.14.
4	1	An interrupt request of source 0 (IRQ0) of base timer ch.14 has been made.
3	0	There is no interrupt request of source 1 (IRQ1) of base timer ch.13.
3	1	An interrupt request of source 1 (IRQ1) of base timer ch.13 has been made.
2	0	There is no interrupt request of source 0 (IRQ0) of base timer ch.13.
2	1	An interrupt request of source 0 (IRQ0) of base timer ch.13 has been made.
1	0	There is no interrupt request of source 1 (IRQ1) of base timer ch.12.
	1	An interrupt request of source 1 (IRQ1) of base timer ch.12 has been made.
0	0	There is no interrupt request of source 0 (IRQ0) of base timer ch.12.
U	1	An interrupt request of source 0 (IRQ0) of base timer ch.12 has been made.

The respective details of interrupt factor 0 (IRQ0) and interrupt factor 1 (IRQ1) to be output from the base timer vary depending on the base timer function used. For details, see Table 4-1.



4.34 IRQ112 Batch Read Register (IRQ112MON)

The IRQ112MON Register can read out at once the interrupts (DSTC transfer end interrupts of I²S, Hi-Speed Quad SPI, Programmable CRC, CAN-FD) assigned to exception no. 128.

Register configuration

bit	31					10	9	8	
Field			GQSF	PIDINT					
Attribute			R						
Initial value			00						
bit	7	6	5	4	3	2	1	0	
Field	I2S1	I2S1DINT		PCRCDINT	QSPIDINT		I2SDINT		
Attribute	R		R	R		R		R	
Initial value	00		0	0	(00		00	

Register function

[bit31:10] Reserved: Reserved bits

A reserved bit reads 0.

[bit9:8] GQSPIDINT

bit	Value	Description
	0	There is no DSTC transfer end interrupt of GDC HS-SPICNT(data transmission).
1	1	An interrupt request of DSTC transfer end interrupt of GDC HS-SPICNT(data
		transmission) has been made.
	0	There is no DSTC transfer end interrupt of GDC HS-SPICNT(data reception).
0	1	An interrupt request of DSTC transfer end interrupt of GDC HS-SPICNT(data
		reception) has been made.

[bit7:6] I2S1DINT

bit	Value	Description
	0	There is no DSTC transfer end interrupt of I ² S ch.1 (data transmission).
1	1	An interrupt request of DSTC transfer end interrupt of I ² S ch.1 (transmission) has
		been made.
	0	There is no DSTC transfer end interrupt of I ² S ch.1 (data reception).
0	1	An interrupt request of DSTC transfer end interrupt of I ² S ch.1 (data reception)
		has been made.

[bit5] CANDINT

Value	Description
0	There is no DSTC transfer end interrupt of CAN-FD.
1	An interrupt request of DSTC transfer end interrupt of CAN-FD has been made.



[bit4] PCRCDINT

Value	Description
0	There is no DSTC transfer end interrupt of Programmable CRC.
1	An interrupt request of DSTC transfer end interrupt of Programmable CRC has been made.

[bit3:2] QSPIDINT

bit	Value	Description
	0	There is no DSTC transfer end interrupt of Hi-Speed Quad SPI(data transmission).
1	1	An interrupt request of DSTC transfer end interrupt of Hi-Speed Quad SPI(data transmission) has been made.
	0	There is no DSTC transfer end interrupt of Hi-Speed Quad SPI(reception).
0	1	An interrupt request of DSTC transfer end interrupt of Hi-Speed Quad SPI(reception) has been made.

[bit1:0] I2SDINT


bit	Value	Description
	0	There is no DSTC transfer end interrupt of I ² S ch.0 (data transmission).
1	1	An interrupt request of DSTC transfer end interrupt of I ² S ch.0 (transmission) has
	1	been made.
	0	There is no DSTC transfer end interrupt of I ² S ch.0 (data reception).
0	4	An interrupt request of DSTC transfer end interrupt of I ² S ch.0 (data reception)
	1	has been made.



4.35 IRQ115 Batch Read Register (IRQ115MON)

The IRQ115MON Register can read out at once the interrupts (Hi-Speed Quad SPI interrupt) assigned to exception no. 131.

Register configuration



Register function

[bit31:3] Reserved: Reserved bits

A reserved bit reads 0.

[bit2:0] QSPIDINT


bit	Value	Description
	0	There is no fault detection interrupt of Hi-Speed Quad SPI.
2	1	An interrupt request of fault detection interrupt of Hi-Speed Quad SPI has been made.
	0	There is no transmission interrupt of Hi-Speed Quad SPI.
1	1	An interrupt request of transmission interrupt of Hi-Speed Quad SPI has been made.
0	0	There is no reception interrupt of Hi-Speed Quad SPI.
0	1	An interrupt request of reception interrupt of Hi-Speed Quad SPI has been made.



4.36 IRQ117 Batch Read Register (IRQ117MON)

The IRQ117MON Register can read out at once the interrupts (interrupts of I²S, Programmable CRC, Smart Card Interface) assigned to exception no. 133.

Register configuration



Register function

[bit31:5] Reserved: Reserved bits

A reserved bit reads 0.

[bit4] ICC1INT

Value	Description
0	There is no Smart Card Interface ch.1 interrupt.
1	An interrupt request of Smart Card Interface ch.1 has been made.

[bit3] ICC0INT

Value	Description
0	There is no Smart Card Interface ch.0 interrupt.
1	An interrupt request of Smart Card Interface ch.0 has been made.

[bit2] I2S1INT

Value	Description
0	There is no I ² S ch.1 interrupt.
1	An interrupt request of I ² S ch.1 has been made.

[bit1] PRGCRC

Value	Description
0	There is no programmable CRC interrupt.
1	An interrupt request of programmable CRC has been made.

[bit0] I2SINT


Value	Description
0	There is no I ² S ch.0 interrupt.
1	An interrupt request of I ² S ch.0 has been made.



4.37 IRQ118 Batch Read Register (IRQ118MON)

The IRQ118 Batch Read Register (IRQ118MON) can read out at once the interrupts (SD I/F interrupts) assigned to exception no. 134.

Register configuration



Register function

[bit31:2] Reserved: Reserved bits

A reserved bit reads 0.

[bit1:0] SDINT


bit	Value	Description
1	0	There is no SD card interrupt request.
	1	An SD card interrupt request has been made.
0	0	There is no interrupt request of aggregation of all SD I/F interrupt sources.
	1	An interrupt request of aggregation of all SD I/F interrupt sources has been made.



4.38 IRQ119 Batch Read Register (IRQ119MON)

The IRQ119 Batch Read Register (IRQ119MON) can read out the interrupt (Flash I/F interrupt) assigned to exception no. 135.

Register configuration



Register function

[bit31:1] Reserved: Reserved bits

A reserved bit reads 0.

[bit0] FLINT


Value	Description	
0	There is no interrupt request of the Flash I/F.	
1	An interrupt request of the Flash I/F has been made.	



4.39 IRQ116 Batch Read Register (IRQ116MON)

The IRQ116MON Register is reserved register.

Register configuration



Register function

[bit31:0] Reserved: Reserved bits


A reserved bit reads 0.



4.40 USB ch.0 Odd Packet Size DMA Enable Register (ODDPKS)

If data is transferred in the IN direction in USB ch.0 automatic transfer in which the DMAC is used, only in the last data in the last packet, the effective bit width is compulsorily converted into 1 byte (8 bits) before the data is written to a USB endpoint.

Register configuration



Register function

[bit31:5] Reserved: Reserved bits

Write 0 to a reserved bit. A reserved bit reads 0.

[bit4] ODDPKS4

Value	Description
0	There is no conversion of the bit width for DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP5DT, the bit width of the last transfer data is converted into one byte.

[bit3] ODDPKS3

Value	Description
0	There is no conversion of the bit width for DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP4DT, the bit width of the last
	transfer data is converted into one byte.

[bit2] ODDPKS2

Value	Description
0	There is no conversion of the bit width for DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP3DT, the bit width of the last transfer data is converted into one byte.

[bit1] ODDPKS1

Value	Description
0	There is no conversion of the bit width for the DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP2DT, the bit width of the last
	transfer data is converted into one byte.



[bit0] ODDPKS0

Value	Description
0	There is no conversion of the bit width for the DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP1DT, the bit width of the last
	transfer data is converted into one byte.

Notes:


- This register is valid only when on USB ch.0 data is transferred in the IN direction in USB data size automatic transfer mode in which the DMAC is used.
- This register does not support the DMA transfer by the DSTC.
- When transferring a packet whose number of bytes is an even number, do not write 1 to any of the ODDPKS4, ODDPKS3, ODDPKS2, ODDPKS1 and ODDPKS0 bits.



4.41 USB ch.1 Odd Packet Size DMA Enable Register (ODDPKS1)

If data is transferred in the IN direction in USB ch.1 automatic transfer in which the DMAC is used, only in the last data in the last packet, the effective bit width is compulsorily converted into 1 byte (8 bits) before the data is written to a USB endpoint.

Register configuration



Register function

[bit31:5] Reserved: Reserved bits

Write 0 to a reserved bit. A reserved bit reads 0.

[bit4] ODDPKS14

Value	Description
0	There is no conversion of the bit width for DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP5DT, the bit width of the last transfer data is converted into one byte.

[bit3] ODDPKS13

Value	Description
0	There is no conversion of the bit width for DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP4DT, the bit width of the last
	transfer data is converted into one byte.

[bit2] ODDPKS12

Value	Description
0	There is no conversion of the bit width for DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP3DT, the bit width of the last transfer data is converted into one byte.

[bit1] ODDPKS11

Value	Description
0	There is no conversion of the bit width for the DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP2DT, the bit width of the last
	transfer data is converted into one byte.



[bit0] ODDPKS10

Value	Description
0	There is no conversion of the bit width for the DMA transfer by the DMAC.
1	If the transfer destination address in the DMAC is USB.EP1DT, the bit width of the last
	transfer data is converted into one byte.

Notes:

- This register is valid only when on USB ch.1 data is transferred in the IN direction in USB data size automatic transfer mode in which the DMAC is used.
- This register does not support the DMA transfer by the DSTC.
- When transferring a packet whose number of bytes is an even number, do not write 1 to any of the ODDPKS14, ODDPKS13, ODDPKS12, ODDPKS11 and ODDPKS10 bits.



5. Usage Precautions

Note the following when using the interrupt controller.

- The interrupt controller is notified of the interrupt request signals from peripheral functions in terms
 of level. When exiting the processing of an interrupt, always clear the interrupt request for that
 interrupt.
- When other interruption with a high priority is processing, the interrupt request from peripheral functions notified to NVIC is pended inside NVIC. When canceling the interrupt request which was pended inside NVIC, clear the interrupt request from peripheral functions, and clear the interrupt request which was pended inside NVIC by the Interrupt Clear-Pending Registers (addresses: 0xE000E280 to 0xE000E29C) installed in the NVIC.
- The NMIX pin is shared with a general-purpose port. After a reset is released, the initial function of the pin is general-purpose port, and NMI input is masked. To use the NMI function, enable the NMI function using the port setting. For details, see Chapter External Interrupt and NMI Controller.
- If the DMA transfer by the DSTC is used, the transfer end interrupt (HWINT[n]) from the DSTC is generated instead of the interrupt from a peripheral function. Due to the above configuration, the NVIC makes an interrupt from a peripheral function, and a transfer end interrupt from the DSTC jump to the same interrupt vector. Use the DREQENB[n] Register to select the interrupt to be processed.
 - However, for some peripheral functions (I2S, HS-SPICNT, CAN-FD and programmable CRC) handling interrupts and transfer requests to DSTC separately, the DREQENB register setting of DSTC determines whether the DMA transfer is performed or not. In this case, interrupts from peripheral functions and transfer completion interrupts from DSTC are input to NVIC respectively.
- For the relationship between specific event detection registers and interrupt enable registers in a peripheral function, see the chapter on that peripheral function.

CHAPTER 9: External Interrupt and NMI Control Sections



This chapter explains the functions and operations of the external interrupt and NMI control sections.

- 1. Overview
- 2. Block Diagram
- 3. Operations and Setting Procedure Examples
- 4. Registers



1. Overview

The external interrupt and NMI control sections have the following features.

- Has up to 32 external interrupt input pins and one NMI input pin mounted.
- Possible to select the H level, L level, rising edge, or falling edge to detect an external interrupt.
 Possible to select the both rising and falling edges in TYPE5-M4 and TYPE6-M4 products.
- Possible to use an external interrupt input or NMI input to return from standby mode.

2. Block Diagram

The following shows the block diagram of the external interrupt and NMI control sections.

INTxx Interupt Level EN gate **INTIRQxx** factor F/F detection ENIR External Interrupt Enable Register **EIRR** External Interrupt Factor Register External Interrupt Factor Clear Register **APB-BUS** ELVR External Interrupt Factor Level Register Level detection Factor F/F NMIIRQ Nornal : Falling edge Stop release : "L" leve NMIX **NMIRR** Non Maskable Interrupt Factor Register NMICL Non Maskable Interrupt Factor Clear Registe

Figure 2-1 Block Diagram of External Interrupt and NMI Control Sections



3. Operations and Setting Procedure Examples

This section explains operations and setting procedure examples.

- 3.1. Operations of External Interrupt Control Section
- 3.2. Operations of NMI Control Section
- 3.3. Returning from the Timer, Stop, RTC Mode



3.1 Operations of External Interrupt Control Section

This section shows the operations of the external interrupt control section.

Overview of Operations in External Interrupt Control Section

The external interrupt control section outputs an external interrupt request to the interrupt controller in the following procedure.

- The signal input to pin INTxx detects the edge or level specified in the External Interrupt Level Register (ELVR). The edge or level to be detected can be selected from the following four types:
 H level, L level, rising edge, falling edge
- The detected interrupt input is held in the interrupt factor F/F.
 It is read with the External Interrupt Factor Register (EIRR).
 The held interrupt factor is cleared with the External Interrupt Factor Clear Register (EICL).
- 3. If an external interrupt is enabled with the External Interrupt Enable Register (ENIR), an external interrupt request (INTIRQxx) is output to the interrupt controller.

Setting Procedure

Execute the following steps to configure external interrupt setting.

- 1. Disable an external interrupt with the External Interrupt Enable Register (ENIR).
- 2. Specify the detection condition (effective edge or level) with the External Interrupt Factor Level Register (ELVR).
- 3. Read the External Interrupt Factor Level Register (ELVR).
- 4. Clear the external interrupt factor with the External Interrupt Factor Clear Register (EICL).
- 5. Enable the external interrupt with the External Interrupt Enable Register (ENIR).




Figure 3-1 External Interrupt Setting Procedure



Canceling an External Interrupt Request

When the external interrupt detection condition is set to the H or L level, an interrupt factor is held in the External Interrupt Factor Register (EIRR) even if an external interrupt request input (INTxx) is canceled. Therefore, an external interrupt request (INTIRQxx) remains output to the interrupt controller.

Execute the following steps to cancel an external interrupt request.

- 1. Read the External Interrupt Factor Register (EIRR), and check the interrupt factor.
- 2. Write "0" to the corresponding bit in the External Interrupt Factor Clear Register (EICL) to clear it.
- 3. Read the External Interrupt Factor Register (EIRR), and check that the interrupt factor is cleared.

Figure 3-2 Clearing an Interrupt Factor





Figure 3-3 Canceling an External Interrupt Request





3.2 Operations of NMI Control Section

This section shows the operations of the NMI control section.

Overview of NMI Control Section

The NMI control section outputs an NMI interrupt request (NMIIRQ) to the CPU if the edge or level is detected from the signal input to the NMI input pin (NMIX).

The following edge or level is detected.

Run mode: Falling edge
Sleep mode: Falling edge
Timer mode: L level
RTC mode: L level
Stop mode: L level

Deep standby mode: NMI request is not available in this mode.

Note:

 NMI request is not available for to return from Deep standby mode. However, NMIX input pin and WKUP input pin is shared to same input pin. Therefore, it is available for to return by WKUP input pin. For details, see 5.Operations in Deep Standby Modes in CHAPTER 6: Low Power Consumption Mode.

Canceling an NMI Request

To cancel an NMI request, clear the request register in the same way as for an external interrupt request. Execute the following steps to cancel an NMI interrupt request.

- 1. Read the NMI Factor Register (NMIRR), and check the interrupt factor.
- 2. Write 0 to the corresponding bit in the NMI Factor Clear Register (NMICL) to clear it.
- 3. Read the NMI Factor Register (NMIRR), and check that the interrupt factor is cleared.




Figure 3-4 Canceling an NMI Request



3.3 Returning from the Timer, Stop, RTC Mode

This section shows a return from the Timer, Stop, RTC mode.

Overview

An external interrupt and NMI requests can be used to return from the Timer, Stop, RTC mode. In timer or stop mode, the signal first input to pin INTxx or NMIX is input asynchronously, and the device can return from these modes to RUN mode.

Setting before Changing to the Timer, Stop, RTC Mode

To use an external interrupt request, in the External Interrupt Enable Register (ENIR), specify the pin used to return from these modes and also specify the effective detection level before changing to these modes.

Pin used to return from these modes.: Interrupt request output enable (ENIR = 1)
 Pin not used to return from these modes.: Interrupt request output disable (ENIR = 0)

To use an NMI request, only the L level is detected, and no register setting is required.

Returning from the Timer, Stop, RTC Mode

For external interrupt request, if the pre-specified effective level is detected in the pin used to return from these modes, the device returns from these modes.

For NMI request, if the L level is detected in these modes, the device returns from these modes.

Notes on Returning from the Timer, Stop, RTC Mode

Any other external interrupt requests cannot be recognized until the oscillation stabilization wait time lapses after these modes were released.

(For INT01 in Figure 3-5, any external interrupt requests cannot be recognized.)

Therefore, to input an external interrupt after these modes was released, input an external interrupt signal after the oscillation stabilization wait time lapsed.




Figure 3-5 Returning from the Timer, Stop, RTC Mode



4. Registers

This section provides a list of registers.

Register List

The following shows a list of registers in the external interrupt and NMI control sections.

Table 4-1 Registers in External Interrupt and NMI Control Sections


Abbreviation	Register Name	Reference
ENIR	External Interrupt Enable Register	4.1
EIRR	External Interrupt Factor Register	4.2
EICL	External Interrupt Factor Clear Register	4.3
ELVR	External Interrupt Factor Level Register	4.4
ELVR1	External Interrupt Factor Level Register 1	4.5
NMIRR	Non Maskable Interrupt Factor Register	4.6
NMICL	Non Maskable Interrupt Factor Clear Register	4.7
ELVR2	External Interrupt Factor Level Register 2	4.8



4.1 External Interrupt Enable Register (ENIR)

The ENIR register is used to control masking an external interrupt request output.

Register configuration



Register functions

[bit31:0] EN31 to EN0: External interrupt enable bits

EN31 to EN0 bits correspond to pins INT31 to INT00.

It is not possible to set the bit corresponding to a pin that is not defined in the product specifications.

bit	Description
0	Disables the output of an external interrupt request of INTx pin corresponding to the relevant
	bit.
1	Enables the output of an external interrupt request of INTx pin corresponding to the relevant
	bit.


This function enables the interrupt request output corresponding to the bit that is set to 1 in this register, and outputs a request to the interrupt controller. The pin corresponding to the bit that is set to 0 holds an interrupt factor, but outputs no request to the interrupt controller.



4.2 External Interrupt Factor Register (EIRR)

The EIRR register indicates that an external interrupt request is detected.

Register configuration



Register functions

[bit31:0] ER31 to ER0: External interrupt request detection bits

ER31 to ER0 bits correspond to pins INT31 to INT00.

The bit corresponding to a pin that is not defined in the product specifications is indefinite.

bit	Function			
0	Detects no external interrupt request of INTx pin corresponding to the relevant bit.			
1	Detects an external interrupt request of INTx pin corresponding to the relevant bit.			
Writing No effect on operation				

Notes:


- When level detection is set with ELVR and while valid level is input from INTxx pin, clearing applicable bit (write 0) with the External Interrupt Factor Clear register (EICL) will reset 1 to applicable bit in the External Interrupt Factor Register (EIRR).
- As the initial values of GPIO are set to general purpose ports, applicable bit in the External Interrupt Factor Register (EIRR) may be set to 1. After set the GPIO to external interrupt pin, clear the External Interrupt Factor Register (EIRR).



4.3 External Interrupt Factor Clear Register (EICL)

The EICL register is used to clear the held interrupt factor.

Register configuration



Register functions

[bit31:0] ECL31 to ECL0: External interrupt factor clear bits

ECL31 to ECL0 bits correspond to pins INT31 to INT00.

It is not possible to write 0 to the bit corresponding to a pin that is not defined in the product specifications.


bit	Function
When 0 is written	Clears an external interrupt factor of INTx pin corresponding to the relevant bit.
When 1 is written	No effect on operation
Reading	Always reads 1.



4.4 External Interrupt Factor Level Register (ELVR)

The ELVR is used to select the level or edge of the signal detected as an external interrupt request.

Register configuration



Register functions

[bit31:0] LA15 to LA0 or LB15 to LB0: External interrupt request detection level selection bits

LA15 to LA0 or LB15 to LB0 bits correspond to pins INT15 to INT00 on a 2-bit (LA and LB) basis. It is not possible to set the bit corresponding to a pin that is not defined in the product specifications. If the edge or level selected with this bit is detected, it is recognized as an external interrupt request.


LBx	LAx	Description		
0	0	Detects the L level.		
0	1	Detects the H level.		
1	0	Detects the rising edge.		
1	1	Detects the falling edge.		



4.5 External Interrupt Factor Level Register 1 (ELVR1)

The ELVR1 is used to select the level or edge of the signal detected as an external interrupt request.

Register configuration



Register functions

[bit31:0] LA31 to LA16 or LB31 to LB16: External interrupt request detection level selection bits

LA31 to LA16 or LB31 to LB16 bits correspond to pins INT31 to INT16 on a 2-bit (LA and LB) basis. It is prohibited to set the bit corresponding to a pin that is not defined in the product specifications. If the edge or level selected with this bit is detected, it is recognized as an external interrupt request.

LBx	LAx	Description		
0	0	Detects the L level.		
0	1	Detects the H level.		
1	0	Detects the rising edge.		
1	1	Detects the falling edge.		



4.6 Non Maskable Interrupt Factor Register (NMIRR)

The NMIRR Register indicates that a non maskable interrupt (NMI) request is detected.

Register configuration

bit	15	0
Field	Reserved	NR
Attribute	-	R
Initial value	<u>-</u>	0

Register functions

[bit15:1] Reserved: Reserved bits

The read value is undefined.

They have no effect in write mode.

[bit0] NR: NMI interrupt request detection bit

The NR bit corresponds to NMIX pin.

bit	Function		
0	Detects no NMI interrupt request.		
1	Detects an NMI interrupt request.		
Writing	No effect on operation		

Note:


When the I/O port which is mapped to NMI input pin is changed to GPIO or other peripheral function from NMI (write EPFR00.NMIS = 1), input level of the I/O port should be held high level, and change the I/O port. Internal NMI signal is tied to high level in case of the I/O port is selected to GPIO or other peripheral function. Therefore, when input level of the I/O port is low, to change the I/O port from GPIO or other peripheral function to NMI, is caused to change of internal NMI signal high to low. So, falling edge will be detected, NMI request occurred.



4.7 Non Maskable Interrupt Factor Clear Register (NMICL)

The NMICL register is used to clear the held interrupt factor.

Register configuration



Register functions

[bit15:1] Reserved: Reserved bits

The read value is undefined.

They have no effect in write mode.

[bit0] NCL: NMI interrupt factor clear bit

The NCL bit corresponds to NMIX pin.

bit	Function	
When 0 is written	Clears an NMI interrupt factor.	
When 1 is written	No effect on operation	
Reading	Always reads 1.	

Notes:

- If ELVR is rewritten to change the detection condition, an invalid interrupt factor may occur.
 To avoid an invalid interrupt factor from occurring, keep the procedure shown in Figure 3-1 when changing the detection condition.
- To detect the edge or level specified in ELVR, at least 3T (T: PCLK cycle) is required as the pulse width
 - If a signal that does not satisfy the pulse width is input, it is not guaranteed that correct operations will be carried out.
- When level detection is specified in ELVR, the corresponding bit in the External Interrupt Factor Register (EIRR) is set to 1 again while the effective level is input from pin INTxx even if the corresponding bit is cleared (set to 0) with the External Interrupt Factor Clear Register (EICL).
- The NMI detection level setting register is not provided. In normal mode, the falling edge is detected.
 - This register is used to return from stop mode when the L level is detected.
- NMI is targeted for non maskable interrupt, so an NMI Enable Interrupt Request Register is not provided.




4.8 External Interrupt Factor Level Register 2 (ELVR2)

The ELVR2 is used to select the both rising and falling edges of the signal detected as an external interrupt request.

This register is equipped in TYPE5-M4 and TYPe6-M4 products.

Register configuration



Register functions

[bit31:0] LC31 to LC0: External interrupt request detection level selection bits LC31 to LC0 bits correspond to pins INT31 to INT0.

It is prohibited to set the bit corresponding to a pin that is not defined in the product specifications. If the both rising and falling edges selected with this bit are detected, it is recognized as an external interrupt request.

LCx	Description		
0	Detects the edge or level selected with EVRL and EVRL1.		
1	Detects the both rising and falling edges.		

CHAPTER 10: DMAC



This chapter explains DMAC.

- 1. Overview of DMAC
- 2. Configuration of DMAC
- 3. Functions and Operations of DMAC
- 4. DMAC Control
- 5. Registers of DMAC
- 6. Usage Precautions



1. Overview of DMAC

DMAC (Direct Memory Access Controller) is a function block that transfers data at high speed without CPU. Using DMAC improves the system performance.

Overview of DMAC

- DMAC has its own bus which is independent from the CPU bus; therefore, it allows for transfer operation even when the CPU bus is accessed.
- It consists of 8 channels enabled to execute 8 types of different DMA transfers independently from one another.
- It can set the address of the transfer destination, the address of the transfer source, the size of transfer data, the source of transfer request and the transfer mode, and control the start of transfer operation, the forced termination of transfer and the pause of transfer for each channel.
- It can control the batch start of transfers, the forced batch termination of transfers and the batch pause of transfers for all of the channels.
- When multiple channels are operating simultaneously, it can select the priority of such channel operations from the fixed method or the rotated method.
- It supports hardware DMA transfer using an interrupt signal from Peripherals.
- It complies with the system bus (AHB), supporting 32-bit address space (4 Gbytes).

Overview of Functions of Each Channel

- The addresses of the transfer source and transfer destination can be incremented or fixed.
- Reload function for the addresses of the transfer source and transfer destination (i.e. function to return the values to the original settings upon completion of the transfer) is available.
- The size of data to be transferred can be selected from the following three specifications:

Transfer data width: (Select from byte/half-word/word)

Setting the number of blocks: (Select from 1 to 16)
Setting the number of transfers: (Select from 1 to 65536)

(For information about the difference between the number of blocks and the number of transfers, see 3 Functions and Operations of DMAC.)

- Whether or not to give notification of the successful completion of transfer and unsuccessful completion of transfer can be specified.
- Transfer mode can be selected from the following five types:

Software-Block transfer

Software-Burst transfer

Hardware-Demand transfer

Hardware-Block transfer

Hardware-Burst transfer

Transfer Modes

Software transfer is a method used to start DMAC by direct instruction from CPU.

Hardware transfer is a method using an interrupt signal from a Peripheral as the DMAC transfer request signal to start DMAC directly when the Peripheral issues a transfer request.

Multifunction serial unit, USB unit and ADC unit directly instruct DMAC to start data transfer, when sending/receiving data or A/D conversion data needs to be transferred. External interrupt unit and Base timer unit directly instruct DMAC to start data transfer at a transfer timing. In either of the cases, data can be transferred without CPU by making such setting beforehand.

Abbreviations

This chapter contains the following terms: DE, DS, DH, PR, EB, PB, ST, IS, BC, TC, MS, TW, FS, FD, RC, RS, RD, EI, CI, SS, EM. All of these terms refer to each bit of DMAC control registers (DMACR, DMACSA, DMACDA, DMACA, DMACB). See "5 Registers of DMAC".



2. Configuration of DMAC

This section explains the system configuration of DMAC and the I/O signals of DMAC.

- 2.1. DMAC and System Configuration
- 2.2. I/O Signals of DMAC




2.1 DMAC and System Configuration

This section explains DMAC and its system configuration.

Block Diagram

Figure 2-1 shows a diagram of DMAC and its system configuration.

Figure 2-1 Block Diagram of DMAC and System Configuration





Explanation of Block Diagram

■ DMAC

DMAC is in maximum 8-ch configuration. Each channel performs independent transfer. The priority controller controls the transfer operations of these channels, when there is a conflict among them.

Connection to the system

The diagram of the system configuration in the figure has been simplified for explanation purposes. For more details, see the chapter "System Overview". DMAC is connected to CPU, Flash, RAM and Peripherals via the system bus. It has its own bus that is independent from the CPU bus, allowing for transfer operation at CPU bus access. It accesses any address area in the system by specifying the address of transfer destination and transfer source for each channel in order to transfer data between the memory and Peripheral. Since some areas cannot be accessed from DMAC, check the memory map.

Connection of the hardware transfer request signal

The interrupt signal from the Peripheral supporting hardware transfer is selected in the interrupt controller block (indicated as DRQSEL in Figure 2-1) either to be used as the interrupt signal to CPU or the DMA transfer request signal to DMAC.

When performing DMA transfer by hardware request, connect the interrupt signal from each Peripheral as the transfer request signal to DMAC in advance by setting DRQSEL. The interrupt signal from the Peripheral that does not support hardware transfer cannot be used as the DMA transfer request signal. When the interrupt signal is used as the transfer request signal to DMAC, it cannot be used as the interrupt signal to CPU. See the chapter "Interrupts".

There are 32 DMA transfer request signals to be input to DMAC. For the correspondence between each signal and Peripheral, see Table 2-1 in the next section.

Interrupt signals from the peripheral that is not integrated cannot be selected. It should be noted that for a Peripheral with multiple channels and multiple interrupt factors, some interrupts support DMA transfer, while others don't.

In the case of hardware transfer, each channel of DMAC selects one transfer request signal out of the above 32 transfer request signals in its operation. The IS register is used for the selection.

■ Connection of the hardware transfer request clear signal

Some of the Peripherals that support hardware transfer are required to clear the transfer request signal (interrupt signal) after the completion of the transfer. Although it is not illustrated in Figure 2-1, the transfer request signal is cleared for such Peripherals via DMAC by selecting it by DRQSEL.

Connection of the hardware transfer stop request signal

The multifunction serial unit (hereinafter abbreviated as "MFS") outputs the DMA transfer stop request signal. Although it is not illustrated in Figure 2-1, MFS's transfer stop request signal is connected to DMAC, when MFS is selected by DRQSEL. When the transfer stop request signal is asserted, DMAC stops the transfer operation. It is configured to mask the succeeding transfer request signals.

Conditions that are asserted by MFS's transfer stop request signal show below.

- If received interrupts are enabled (SCR:RIE=1), a received interrupt occurs (SSR:PE bit, FRE bit, or ORE bit is set to 1).
- If chip select error interrupt are enabled (SACSR:CSEIE=1), a chip select error interrupt occurs (SACSR:CSE bit is set to 1).

■ Interrupt signal from DMAC

Although it is not illustrated in Figure 2-1, an interrupt signal used to give notification of transfer completion is connected to NVIC. Each channel has 8 interrupt outputs.



2.2 I/O Signals of DMAC

This section explains the I/O signals of DMAC.

Transfer Request Signals to be Input to DMAC

Table 2-1 shows a list of the transfer request signals to be input to DMAC and the interrupt signals from the corresponding Peripherals.

Table 2-1 List of Transfer Request Signals and Interrupt Signals from Corresponding Peripherals

IDREQ No.	Interrupt Signal of Corresponding Peripheral			
0	Interrupt signal from EP1 DRQ of USB ch.0			
1	Interrupt signal from EP2 DRQ of USB ch.0			
2	Interrupt signal from EP3 DRQ of USB ch.0			
3	Interrupt signal from EP4 DRQ of USB ch.0			
4	Interrupt signal from EP5 DRQ of USB ch.0			
5	Scan conversion interrupt signal from A/D converter unit0			
6	Scan conversion interrupt signal from A/D converter unit1			
7	Scan conversion interrupt signal from A/D converter unit2			
8	Interrupt signal from IRQ0 of base timer ch.0			
9	Interrupt signal from IRQ0 of base timer ch.2			
10	Interrupt signal from IRQ0 of base timer ch.4			
11	Interrupt signal from IRQ0 of base timer ch.6			
12	Receiving interrupt signal from MFS ch.0			
13	Sending interrupt signal from MFS ch.0			
14	Receiving interrupt signal from MFS ch.1			
15	Sending interrupt signal from MFS ch.1			
16	Receiving interrupt signal from MFS ch.2			
17	Sending interrupt signal from MFS ch.2			
18	Receiving interrupt signal from MFS ch.3			
19	Sending interrupt signal from MFS ch.3			
20	Receiving interrupt signal from MFS ch.4			
21	Sending interrupt signal from MFS ch.4			
22	Receiving interrupt signal from MFS ch.5			
23	Sending interrupt signal from MFS ch.5			
24	Receiving interrupt signal from MFS ch.6			
25	Sending interrupt signal from MFS ch.6			
26	Receiving interrupt signal from MFS ch.7			
27	Sending interrupt signal from MFS ch.7			
28	Interrupt signal from external interrupt unit ch.0			
29	Interrupt signal from external interrupt unit ch.1			
30	Interrupt signal from external interrupt unit ch.2			
31	Interrupt signal from external interrupt unit ch.3			



Interrupt Signals Output from DMAC

Table 2-2 shows a list of the interrupt signals output from DMAC.

Table 2-2 List of Interrupt Signals from DMAC

Name of Interrupt Signal	Interrupt Factor Register	Interrupt Enable Register	Interrupt Type
DIRQ0	DMACB0:SS[2:0]	DMACB0.CI	ch.0 successful transfer completion interrupt
DIRQU		DMACB0.EI	ch.0 unsuccessful transfer completion interrupt
DIRQ1	D144 OD4 OOFO O	DMACB1.CI	ch.1 successful transfer completion interrupt
DIRQT	DMACB1:SS[2:0]	DMACB1.EI	ch.1 unsuccessful transfer completion interrupt
DIRQ2	DMACB2:SS[2:0]	DMACB2.CI	ch.2 successful transfer completion interrupt
DIRQ2		DMACB2.EI	ch.2 unsuccessful transfer completion interrupt
DIDO3	DMACB3:SS[2:0]	DMACB3.CI	ch.3 successful transfer completion interrupt
DIRQ3		DMACB3.EI	ch.3 unsuccessful transfer completion interrupt
DIDO4	DMACB4:SS[2:0]	DMACB4.CI	ch.4 successful transfer completion interrupt
DIRQ4		DMACB4.EI	ch.4 unsuccessful transfer completion interrupt
DIDOE	DMACB5:SS[2:0]	DMACB5.CI	ch.5 successful transfer completion interrupt
DIRQ5		DMACB5.EI	ch.5 unsuccessful transfer completion interrupt
DIDOG	DMACB6:SS[2:0]	DMACB6.CI	ch.6 successful transfer completion interrupt
DIRQ6		DMACB6.EI	ch.6 unsuccessful transfer completion interrupt
DIRQ7	DMACD7:00[0:0]	DMACB7.CI	ch.7 successful transfer completion interrupt
DIRQI	DMACB7:SS[2:0]	DMACB7.EI	ch.7 unsuccessful transfer completion interrupt

Reference: Interrupt Generation Factors and Clearing (For details, see "4 DMAC Control".)

Interrupt from each channel is generated by the following factors:

- Upon the successful completion of channel transfer, "101" is set to SS[2:0] of the channel. If the
 above value is set to SS[2:0] with CI=1 (successful transfer completion interrupt enabled), a
 successful transfer completion interrupt occurs.
- Upon the unsuccessful completion of channel transfer, "001", "010", "011" and "100" are set to SS[2:0] of the channel. If the above value is set to SS[2:0] with EI=1 (unsuccessful transfer completion interrupt enabled), an unsuccessful transfer completion interrupt occurs.
- The successful transfer completion interrupt and the unsuccessful transfer completion interrupt undergo logic OR; therefore, if either of the interrupts occurs, an interrupt occurs from the channel.

Interrupt from each channel can be cleared by writing "000" to SS[2:0].



3. Functions and Operations of DMAC

This section explains the operations of DMAC in each transfer mode.

- 3.1. Software-Block Transfer
- 3.2. Software-Burst Transfer
- 3.3. Hardware-Demand Transfer
- 3.4. Hardware-Block Transfer & Burst Transfer
- 3.5. Channel Priority Control



3.1 Software-Block Transfer

This section explains Software-Block transfer.

Figure 3-1 shows an example of the operation of Software-Block transfer. In this example, the following settings apply.

- Transfer mode: Software request Block transfer (ST=1, IS[5:0]=000000,

MS=00)

Transfer source start address: SA(DMACSA=SA)


Transfer source address control: Increment and reload available (FS=0, RS=1)

Transfer destination start address: DA(DMACDA=DA)

Transfer destination address control: Increment and reload not available (FD=0, RD=0)
 Transfer data size: Half-word (16 bits), the number of blocks = 2, the number of transfers = 3 (TW=01, BC=1, TC=2)

- BC/TC reload: Reload available (RC=1)

Figure 3-1 Example of Operation of Software-Block Transfer





DMAC performs the following operation, when the transfer content is set from CPU and then the start of the transfer is instructed.

- Due to the specification of the transfer data width, each transfer is performed by half-word (16bits).
- According to the start addresses of the transfer source and transfer destination, the data width and the incremented/fixed specification, the transfer is performed in the area from the address SA to address DA, for the number of blocks (=BC+1).
- In the case of Block transfer, a Transfer Gap occurs every time transfer of one block is completed.
- DMAC performs data transfer for the number of blocks (=BC+1) by the number of transfers (=TC+1).
 The size of data to be transferred by each transfer request from CPU is "Data width (TW) ×
 Number of blocks (BC+1) × Number of transfers (TC+1)".
- Once the transfer is completed, DMAC notifies CPU of the completion.
- If the start of transfer is instructed again after the completion of the transfer, the transfer is restarted from the previous transfer start address (SA+0), because the transfer source address has been set to be reloaded (RS=1). As the transfer destination address has not been specified to be reloaded (RD=0), the transfer is started from the next address (DA+12) after the previous transfer end address. Also, as the reload of BC/TC has been specified, the same values as for the previous transfer are reloaded for the number of blocks and the number of transfers for the next transfer.

Transfer Gap is a time period during which no transfer is performed, and it is inserted to prevent one of the DMAC channels from taking the possession of the system bus access right. If multiple channels have transfer requests, DMAC switches the channels that will perform the transfer operation at the timing of the Transfer Gap. The frequency of Transfer Gap generation can be controlled by adjusting the settings of BC and TC.

Moreover, the bus access right is also passed on to CPU at the Transfer Gap timing. System buses in this product are in Multi-layered configuration with a special system bus dedicated to DMA. For this reason, if there is no conflict between CPU and the destination of access, transfer can be performed at the same time as the CPU operation. Even if there is a conflict between CPU and the destination of access, the CPU operation is little affected, as long as the DMAC transfer is in a different address area group (RAM and Peripheral, or Flash memory and RAM, etc.). However, if the transfer is in the same address area group (RAM and RAM, etc.), the CPU operation and/or system performance may be affected, depending on the number of blocks used: therefore, attention must be paid.

("Address area group" mentioned above refers to a group of address areas that are connected on the AHB system bus with the same bus bridge.)



3.2 Software-Burst Transfer

This section explains Software-Burst transfer.

Figure 3-2 shows an example of the operation of Software-Burst transfer. In this example, the following settings apply.

Transfer mode: Software request Burst transfer (ST=1, IS[5:0]=000000,

MS=01)

- Transfer source start address: SA(DMACSA=SA)

- Transfer source address: Fixed, reload available (FS=1, RS=1)

Transfer destination start address: DA(DMACDA=DA)

Transfer destination address: Increment and reload not available (FD=0, RD=0)
 Transfer data size: Word (32 bits), the number of blocks =3, the number of

transfers =2 (TW=10, BC=2, TC=1)

Reload of the number of transfers: Number of transfers to be reloaded (RC=1)




Figure 3-2 Example of Operation of Software-Burst Transfer

DMAC performs the following operation, when the transfer content is set from CPU and then the start of the transfer is instructed.

- Due to the specification of the transfer data width, each transfer is performed by word (32bits).
- According to the start addresses of the transfer source and transfer destination, the data width and the incremented/fixed specification, the transfer is performed in the area from the address SA to address DA, for the number of blocks (=BC+1). As the transfer source address is specified to be fixed, it is the same as the transfer source start address (SA+0).
- In the case of Burst transfer, the transfer is executed continuously without generating Transfer Gaps.
- DMAC performs data transfer for the number of blocks (=BC+1) by the number of transfers (=TC+1).
 The size of data to be transferred by each transfer request from CPU is "Data width (TW) □ Number of blocks (BC+1) □ Number of transfers (TC+1)".
- When the transfer is completed, DMAC notifies CPU of the completion.

In the case of Burst transfer, no Transfer Gap is generated, unlike the Block transfer. As the channel to be controlled takes the possession of the system bus access right, it can be used to put the priority on that particular channel.



3.3 Hardware-Demand Transfer

This section explains Hardware-Demand transfer.

Hardware-Demand transfer is used when performing DMA transfer by the transfer request signal from the Peripherals of USB, MFS and ADC.

Hardware-Demand transfer is a method used to receive the transfer request signal from Peripherals on a signal level. If the transfer request signal is on High level, transfer is executed. If the transfer request signal is on Low level, no transfer is executed. Transfer is executed by setting the output of the interrupt signal from each Peripheral to High level (with interrupt request) when transfer data exists, or to Low level (without transfer request) when no transfer data exists.

In the case of Hardware-Demand transfer, always specify 1 (BC=0) as the number of blocks.

Figure 3-3 shows an example of the operation of Hardware-Demand transfer. In this example, the following settings apply. The settings of the addresses of the transfer source and transfer destination as well as the transfer data width are omitted.

Transfer mode: Hardware-Demand transfer (ST=0, IS= Peripheral at the transfer request source, MS=10)
 Transfer data size: Number of blocks = 1, Number of transfers = 3 (BC=0, TC=2)




Figure 3-3 Example of Operation of Hardware-Demand Transfer

The operation of Hardware-Demand transfer is as follows:

The start of the operation is instructed by specifying the transfer content from CPU. DMAC waits for a transfer request from the Peripheral. After receiving the transfer request, it performs one transfer and then waits for the next transfer request. During the wait period, a Transfer Gap is generated. Every time a transfer request is received, it performs the same operation for the number of transfers (TC+1). The total number of transfers to be performed is (TC+1). Match the number of transfer requests from the Peripheral and the number of DMAC transfers (TC+1). Once all of the transfers are completed, DMAC notifies CPU of the completion.



3.4 Hardware-Block Transfer & Burst Transfer

This section explains Hardware-Block transfer and Burst transfer.

Hardware-Block transfer or Hardware-Burst transfer is used when performing DMA transfer by the transfer request signal from the Peripheral of the base timer or external interrupt.

Hardware-Block transfer and Hardware-Burst transfer are methods used to receive the transfer request signal at the rising edge of the signal. Transfer is executed, when the rising edge of the transfer request signal is detected. DMAC's transfer start timing can be specified by the output of the interrupt signal from each Peripheral.

Figure 3-4 shows an example of the operation of Hardware-Block transfer. In this example, the following settings apply. The settings of the addresses of the transfer source and transfer destination as well as the transfer data width are omitted.

Transfer mode: Hardware-Block transfer

(ST=0, IS= Peripheral at the transfer request source, MS=00)

- Transfer data size: Number of blocks = 4, Number of transfers = 3 (BC=3, TC=2)




Figure 3-4 Example of Operation of Hardware-Block Transfer

The operation of Hardware-Block transfer is as follows:

The start of the operation is instructed by specifying the transfer content from CPU. DMAC waits for a transfer request from the Peripheral. After receiving the transfer request, it performs transfers for the number of blocks (=BC+1) and then waits for the next transfer request. During the wait period, a Transfer Gap is generated. Every time a transfer request is received, it performs the same operation for the number of transfers (TC+1). The total number of transfers to be performed is (BC+1) \Box (TC+1). Match the number of transfer requests from the Peripheral and the number of DMAC transfers (TC+1). Once all of the transfers are completed, DMAC notifies CPU of the completion.



Figure 3-5 shows an example of the operation of Hardware-Burst transfer. In this example, the following settings apply. The settings of the addresses of the transfer source and transfer destination as well as the transfer data width are omitted.

Transfer mode: Hardware-Burst transfer

(ST=0, IS= Peripheral at the transfer request source, MS=01)

Transfer data size: Number of blocks =4, Number of transfers = 5 (BC=3, TC=4)




Figure 3-5 Example of Operation of Hardware-Burst Transfer

The operation of Hardware-Burst transfer is as follows:

The start of the operation is instructed by specifying the transfer content from CPU. DMAC waits for a transfer request from the Peripheral. After receiving the first transfer request, it performs all of the transfers for the number of times calculated by (BC+1)×(TC+1). During the Hardware-Burst transfer, no Transfer Gap is generated. Once all of the transfers are completed, DMAC notifies CPU of the completion.



3.5 Channel Priority Control

This section explains the channel priority control.

Channel Priority Control

If multiple channels have transfer requests, DMAC switches the channel subject to the transfer among them at the timing of the Transfer Gap of each channel. At this point, the next channel to which the transfer will be performed is determined according to the priority control. The priority control can be selected from either fixed priority or rotated priority by the PR. Figure 3-6 shows an explanatory diagram. In this figure, the X axis indicates the time axis. The arrows indicate transfer timings of each channel to perform its transfer operation when all of the channels issue transfer requests simultaneously.

Operation in Fixed Priority Mode (PR=0)

In fixed priority mode, the channel with the smallest channel number among all the channels with a transfer request has the priority to perform transfer operation.


(Priority order: ch.0 > ch.1 > ch.2 > ch.3 > ch.4 > ch.5 > ch.6 > ch.7)

First, the channel with the highest priority performs its transfer (ch.0 in Figure 3-6). As the channel with the highest priority halts the transfer operation at the timing of a Transfer Gap, then, the channel with the second highest priority performs its transfer operation (ch.1 in Figure 3-6). For this reason, the channels with the highest and the second highest priority perform the transfer operations alternately. After that, when the channel with higher priority completes its transfer, the channel with lower priority starts its transfer operation (ch.3 in Figure 3-6).

Operation in Rotated Priority Mode (PR=1)

In rotate priority mode, all channels perform their transfer operations equally.

Figure 3-6 Explanatory Diagram of Channel Priority Control





4. DMAC Control

This section explains DMAC control methods in details.

- 4.1. Overview of DMAC Control
- 4.2. DMAC Operation and Control Procedure for Software Transfer
- 4.3. DMAC Operation and Control Procedure for Hardware (EM=0) Transfer
- 4.4. DMAC Operation and Control Procedure for Hardware (EM=1) Transfer



4.1 Overview of DMAC Control

This section provides an overview of DMAC control.

The control register of each channel of DMAC has EB (individual-channel operation enable bit) and PB (individual-channel pause bit). By manipulating these bits, the start of DMA transfer operation (operation enabled), the forced termination of transfer operation (operation disabled) and the pause of transfer operation can be controlled by channel. The control register also has DE (all-channel operation enable bit) and DH (all-channel pause bit), which allow the transfer operations of all channels to be controlled at once.

Each channel is originally in the operation-prohibited state (Disable state) in which the transfer content (the address of the transfer source, the address of the transfer destination, the transfer data width, the number of transfers, the transfer mode, etc.) are specified for each channel to its configuration register. Then, the transfer operations are controlled by writing to EB, PB, DE and DH to instruct the transfer operations to be started or paused.

Once each channel completes its transfer, it sets the end code to SS (Stop Status) to give the notification of its stop state. An interrupt can be generated upon the completion of transfer. After the transfer ends, each channel clears EB and PB and returns to the operation-prohibited state (Disable state).

The following sections describe the operations of and control procedures for DMA transfer by software request and hardware DMA transfer by transfer request from Peripherals.

The following terms are used in the explanations as instructions from CPU, which refer to writing the following values to the EB, PB, DE and DH bits.

- Instruction to enable individual-channel operation (write EB=1, PB=0)
- Instruction to disable individual-channel operation (write EB=0)
- Instruction to pause individual-channel operation (write EB=1, PB=1)
- Instruction to enable all-channel operation (write DE=1, DH=0000)
- Instruction to disable all-channel operation (write DE=0)
- Instruction to pause all-channel operation (write DE=1, DH!=0000)



4.2 DMAC Operation and Control Procedure for Software Transfer

This section explains DMAC operation and control procedure for software transfer.

Figure 4-1 Transitional Diagram of Software DMA Transfer State




Figure 4-1 shows a transitional diagram of the states of the channel to be controlled for software transfer. The numbers next to the transitional lines in the figure correspond to the numbers which appear in the following control procedures. The solid transitional lines indicate transitions of state instructed by CPU, while the broken transitional lines indicate transitions of state due to DMAC operation.



Description of Each State

■ Disable state

In this state, the transfer of the channel to be controlled is prohibited. Channels in this state do nothing and wait for instruction from CPU. At the system reset, DE=0, EB=0, DH=0000 and PB=0 apply to this Disable state.

■ Transfer state

In this state, the transfer of the channel to be controlled is enabled. Channels in this state perform transfer operation as specified. Once all of the transfer operations are completed, they return to the Disable state. The state is also changed as instructed by CPU.

■ Pause state

In this state, the channel to be controlled has its transfer operation on pause due to an instruction to pause, issued by CPU, and is waiting for another instruction from CPU.

Explanation of Control Procedure

1. Disable state / Preparation for transfer

Specify via CPU the transfer content for the channel to be controlled (writing to DMACSA, DMACDA, DMACA and DMACB). For details of transfer content to be specified, see "5. Registers of DMAC". When generating an interrupt from DMAC upon the completion of transfer, set EI and CI.

The following restrictions apply to software transfer. Specify ST=1 and IS[5:0]=000000. Demand transfer mode cannot be specified to MS. Always set "0" to EM.

Give an instruction to enable all-channel operation and set PR. Data can also be written to DMACA at the same time in Step 2.

2. Disable state => Transfer state / Start of transfer

Give an instruction to enable individual-channel operation from CPU. When DE=1, EB=1, DH=0000 and PB=0 are set, the channel to be controlled moves to Transfer state.

3. Transfer state

When the channel in Transfer state becomes enabled to access the system bus, it performs a transfer according to the transfer content (it may take time to start the transfer, depending on the status of other channels). In the case of Block transfer, a Transfer Gap is generated every time TC is updated. In the case of Burst transfer, no Transfer Gap is generated. During the transfer operation, BC, TC, DMACSA and DMACDA indicate the remaining number of transfers and the transfer address at that time point. The transfer status can be checked by reading from CPU. The specified transfer content cannot be changed via CPU to the channel in Transfer state (rewriting to DMACSA, DMACDA, DMACA[29:0], DMACB[31:1]). (However, EB, PB and EM can be rewritten.)

4. Transfer state => Disable state / Successful completion of transfer

When transfers are successfully completed for the number of times calculated by (BC+1) × (TC+1), the channel in Transfer state clears EB, PB and ST and moves to Disable state. It sets SS=101 to provide the notification of the successful completion. See Example 1 in Figure 4-2. If successful transfer completion interrupt has been enabled by CI, an interrupt occurs. If reload has been specified to BC, TC, DMACSA and DMACDA, such reload is executed according to the specified transfer content.



Example of Block transfer mode (software DMA operation) start / normal end / error stop / force stop Example 1 :normal end Transfer Transfer action TC(no reload) ////// 000 101 (normal end) Start request from CPU -Transfer normal end Example 2 : error stop Transfer Disable Transfer action TC(no reload) 000 011 (Source access error) Start request from CPU - □ Transfer error stop Example 3: enforced stop from CPU Transition state Transfer Disable Transfer action TC(no reload) 000 010 (Stop request) Start request from CPU -Stop request from CPU Transfer enforced stop

Figure 4-2 Example of Operation of Software-Block Transfer

5. Transfer state => Disable state / Transfer error stop

The channel in Transfer state suspends the transfer process, if an address overflow, transfer source access error or transfer destination access error occurs. It clears EB, PB and ST and moves to Disable state. It sets the value that indicates the error content to SS[2:0] to give the notification of the error stop. See Example 2 in Figure 4-2. If unsuccessful transfer completion interrupt has been enabled by EI, an interrupt occurs. BC, TC, DMACSA and DMACDA to which reload has not been specified hold the values set at the time of the transfer suspension. Normally, a transfer error occurs, when an attempt is made to access an address area that does not exist in the system bus or an address area that prohibits access from DMAC. No such error occurs in general applications.



6. Transfer state, Pause state => Disable state / Forced transfer stop

If an instruction to disable individual-channel operation or an instruction to disable all-channel operation is issued from CPU to a channel in Transfer state or Pause state, the transfer operation of that channel can be forced to stop (for the operation when an instruction to disable operation is issued to a channel in Disable state, see Step 11 in the software procedure).

If an instruction is given from CPU, the relevant channel suspends its transfer process. It clears EB, PB and ST and moves to Disable state. It sets SS[2:0]=010 and gives the notification that the transfer of that channel has been forced to stop. If unsuccessful transfer completion interrupt has been enabled by EI, an interrupt occurs. BC, TC, DMACSA and DMACDA to which reload has not been specified hold the values set at the time of the transfer suspension.

After instructed from CPU, the transfer stops at the timing when the relevant channel is not performing transfer (in Transfer Gap before the transfer starts), as shown in the Example 3 in Figure 4-2. In the case of a channel in Pause state, the transfer stops immediately. There is a time difference (Transition state) between the instruction and the stop. It may take some time, depending on the BC setting. As a new transfer cannot be set or started during this period, always make sure that the operation has stopped before setting the next transfer.

In the case of an instruction to disable all-channel operation, the timing to stop varies depending on the channel. As DS is set when all of the channels are stopped, it can confirm that all of the channels have stopped.

Even if instructed from CPU, the transfer may not be forced to stop, and instead, it may be successfully completed due to factors such as transfer mode (Burst/Block/Demand) and transfer status (the number of transfers performed, the timing of instruction to disable the operation). Also, if a transfer error occurs before the transfer stops, error stop applies to the transfer.

7. Disable state / Post-transfer process

SS is read from CPU to check the state of completion of the transfer. CPU clears SS to prepare for the next transfer. If interrupts have been enabled, the interrupt signal from DMAC is deasserted by clearing SS.

In the case of successful completion, CPU resets the transfer content, as required. If each reload has been specified, the values set before the start of the transfer are reloaded to BC, TC, DMACSA and DMACDA. If each reload has not been specified, BC and TC are initialized to 0. DMACSA and DMACDA show the address for the next transfer.

In the cases of error stop and forced stop, BC, TC, DMACSA and DMACDA must always be reset, because they may have the values set at the time of the suspension.

If the transfer is stopped due to an instruction to disable all-channel operation, DE is set to 0; therefore, the next transfer will require an instruction to enable all-channel operation and an instruction to enable individual-channel operation.

8. Transfer state / Transfer pause

If an instruction to put individual-channel operation on pause or an instruction to put all-channel operation on pause is issued from CPU to a channel in Transfer state, the transfer operation of the relevant channel(s) can be put on pause (for the operation when an instruction to put the operation on pause is issued to a channel in Disable state, see Step 11 in the software procedure). If an instruction is given from CPU, the relevant channel(s) temporarily suspends the transfer process. It sets SS=111 and gives the notification that it is in Pause state. In this case, no interrupt can be generated.

After instructed from CPU, the transfer stops at the timing when the relevant channel is not performing transfer (in Transfer Gap before the start of the transfer). There is a time difference (Transition state) between the instruction and the stop. It may take some time, depending on the BC setting. See Figure 4-3.

In the case of an instruction to put all-channel operation on pause, the timing to stop varies depending on the channel. As DS is set when all of the channels are stopped, it can confirm that all of the channels have stopped. See Figure 4-3.



Even if instructed from CPU, the transfer may not be put on pause, and instead, it may be successfully completed due to factors such as transfer mode (Burst/Block/Demand) and transfer status (the number of transfers performed, the timing of instruction to put the operation on pause). Also, if a transfer error occurs before the transfer stops, error stop applies to the transfer.

Ch.0 Transfer action TC. SS 000 111(Pause) 000 Transfer action SS 000 111(Pause) 000 DMA status ◀ Transfe Transfer action TC(reload) 000 101 (normal end) DS Ch 2 normal end All channels pause request from CPU All channels pause All chanels pause cancel request from CPU

Figure 4-3 Operation when All-channel Pause is Instructed

9. Pause state

SS is read from CPU to confirm the pause of the transfer. The SS of a channel in Pause state is 111. While in this state, it cannot be cleared from CPU.

Even during the pause, the transfer content cannot be specified or changed (rewriting DMACSA, DMACDA, DMACA[29:0] or DMACB[31:1]). Also, when a channel in Pause state is instructed to pause, it continues to remain in the Pause state.

10. Pause state / Cancellation of transfer pause

If an instruction to enable individual-channel operation is issued to a channel that has been in Pause state due to an instruction to put individual-channel operation on pause, that channel returns to Transfer state. If an instruction to enable all-channel operation is issued to channels that have been in Pause state due to an instruction to put all-channel operation on pause, those channels return to Transfer state. If both of the pause instructions have been given, issue an instruction to cancel both of them.

After the instruction, SS[2:0] is cleared to 000 via DMAC.

If an instruction to enable individual-channel operation and an instruction to enable all-channel operation are issued in Pause state, they instruct the pause to be cancelled. If they are issued in Disable state, attention must be paid, as they may instruct a new transfer to be started. See Step 11 in the software procedure.

Figure 4-3 shows an example of the case where an instruction to put all-channel operation on pause. The explanation of the figure is as follows.



At the beginning, three channels, namely ch.0, ch.1 and ch.2, perform their transfer operations in Block transfer mode. ch.2 successfully completes its transfer, moves to Disable state and sets SS[2:0]=101. Then, ch.0 and ch.1 perform transfers alternately.

If an instruction to put all-channel operation on pause is issued from CPU at this point, the following operation applies. As ch.0 is subject to the Transfer Gap timing, it immediately moves to Pause state and sets SS[2:0]=111. As ch.1 is in the middle of transfer operation, it performs the transfer until the timing of the next Transfer Gap, and then moves to Pause state and sets SS[2:0]=111. As ch.2 is in Disable state, it remains in the Disable state without changing SS. DS is set, when all of the channels stop their operations.


Next, if an instruction to enable all-channel operation (instruction to cancel the pause) is issued from CPU, the following operation applies. ch.0 and ch.1 return to Transfer state and clear SS[2:0] to "000". As ch.2 is in Disable state (DE=1, EB=0), it remains in that state without starting the operation. Because the pause of all of the channels has been cancelled now, DS is reset.

11. Operation in Disable state

A channel in Disable state remains in the Disable state, unless the conditions such as DE=1, DH=0000, EB=1, and PB=0 are established. Although in 1-2 of the software procedure, DE is set from the conditions of DE=0 and EB=0, and then, EB is set, there is no problem to set EB before DE. DE can be set last after all of the transfer settings of multiple channels subject to transfer are completed. In this case, an instruction can be issued to allow the multiple channels subject to transfer to start their transfer operations simultaneously. If such instruction for simultaneous start of transfers is issued. DMAC selects the channels to which transfers are to be started, according to the PR setting (PR can be set or changed, only when all-channel operation is disabled). If an instruction to disable individual-channel operation, an instruction to put individual-channel operation on pause, an instruction to disable all-channel operation or an instruction to put all-channel operation on pause is issued to a channel in Disable state, only the settings of DE, DH, EB and PB are changed, but the conditions of DE=1, DH=0000, EB=1 and PB=0 are not established. Therefore, the relevant channels do nothing and do not change SS[2:0]. If an instruction to put all-channel operation on pause is issued from CPU to a channel in Disable state, as shown in the example of ch.2 operation in Figure 4-3, that channel does not change its state with SS[2:0] indicating the completion of the previous transfer.

If an instruction to put individual- or all-channel operation on pause is issued to a channel in Disable state, it may be put in Disable state with DE=1, EB=1, (DH!=0000 or PB=1). Although the bit values in this state are the same as DE, EB, DH and PB, they can be distinguished because SS[2:0] has a different value. Figure 4-4 shows such an example.

Figure 4-4 Example of Operation when Instruction to Put Individual-channel Operation on Pause is Issued in Disabled State





A certain channel is performing transfer operation. CPU issues an instruction to put individual-channel operation on pause to that channel. The instruction is issued after the transfer is completed and it moves to Disable state (DE=1, DH=0000, EB=0, PB=0). This phenomenon can occur, because the channel currently performing transfer operation changes its state outside CPU's intention. In this case, the bit values of the relevant channel change to (DE=1, DH=0000, EB=1, PB=1) due to instruction from CPU, but SS[2:0] remains 101, the value set upon the completion. If the operation is stopped by a pause instruction, SS[2:0] will be 111; therefore, it will be possible to distinguish between the pause state and the state in which the transfer has been completed. It should be noted that if an instruction to cancel the pause is issued without checking the state of the channel by SS[2:0], a new transfer will accidentally start, as shown in Figure 4-4.

Additional Matter 1

As ST is cleared upon the completion of a transfer, the read value of ST is 0 after the completion of the transfer. In the case of software transfer, it should be noted that 1 must always be written to ST, regardless of its read value.

Additional Matter 2

An instruction to enable individual-channel operation cannot be issued during the period after the previous instruction to enable individual-channel operation instructs the start of transfer and before the completion of the transfer is confirmed. This is because the channel to be controlled may change its state outside CPU's intention and an instruction to start a new transfer may be issued when DMAC has moved to Disable state (EB=0). Even if the SS[2:0] value confirms that the channel to be controlled is in Transfer state, the channel to be controlled may move to Disable state during the period between that point and the write operation.

Additional Matter 3

The DE and DH values can only be rewritten from CPU and these registers are never cleared from DMAC. Therefore, there is no problem to write DE=1 and DH=0000 during the transfer operation.

DH is not cleared, if an instruction to disable individual-channel operation is issued to a channel in all-channel Pause state (DE=1, DH!=0000, EB=1, PB=0). After the instruction, the relevant channel moves to Disable state (DE=1, DH!=0000, EB=0, PB=0). To start a new transfer of the relevant channel, write DE=1 and DH=0000. This indicates that the cancellation of the pause of all-channel operation is required in order to start a new transfer of the individual channel.

- Additional Matter 4

The SS[2:0] value is set from DMAC upon the completion of a transfer and it is never rewritten from DMAC as long as it is in Disable state. Even if the SS[2:0] value is not cleared, the next transfer can be started. However, if it moves to Transfer state, the SS[2:0] value may be cleared from DMAC (or may not be cleared). When an interrupt from DMAC is used, it should be noted that the interrupt signal is deasserted at a timing which is not intended by CPU, if it moves to Transfer state without clearing SS[2:0].



4.3 DMAC Operation and Control Procedure for Hardware (EM=0) Transfer

This section explains DMAC operation and control procedure for hardware (EM=0) transfer.




Figure 4-5 Transitional Diagram of Hardware (EM=0) Transfer State

Figure 4-5 shows a transitional diagram of the states of the channel to be controlled for hardware (EM=0) transfer. The numbers next to the transitional lines in the figure correspond to the numbers which appear in the following control procedures. The solid transitional lines indicate transitions of state instructed by CPU, while the broken transitional lines indicate transitions of state due to DMAC/Peripheral operation. Some parts of the explanation below state "See the software transfer procedure". This means that where the same control as in the software transfer procedure applies, no special mentioning is required; therefore, such redundant explanation has been omitted. In this example, the explanation assumes that EM=0 is set.



Description of Each State

■ Disable state

See Explanation of Control Procedure in "4.2 DMAC Operation and Control Procedure for Software Transfer".

■ Wait-1st-trigger state

In this state, the channel to be controlled is enabled to perform transfer. A channel in this state waits for the first transfer request from a Peripheral to be asserted. It also changes its state upon instruction from CPU.

■ Transfer state

In this state, the channel to be controlled has received the first transfer request from the Peripheral. A channel in this state performs transfer operation as specified. Once all the transfer operation is completed, it returns to Disable state. It also changes its state upon instruction from CPU.

■ Pause state

See Explanation of Control Procedure in "4.2 DMAC Operation and Control Procedure for Software Transfer".

Explanation of Control Procedure

1. Disable state / Preparation for transfer

See Step 1 in the software transfer procedure.

The following restrictions apply to hardware transfer.

Decide in advance on which Peripheral's interrupt signal to be used as the transfer request signal to DMAC using the interrupt controller block (See 4.1 DMA Request Selection Register (DRQSEL) in Chapter Interrupt.). Set ST=0 and specify which Peripheral's transfer request to be processed at the channel that will perform the transfer, by IS at the same time. Multiple channels cannot process transfer request of the same Peripheral. In the case of Demand transfer mode, set BC=0. This section explains the operation when EM=0 is set.

2. Disable state => Wait-1st-trigger state / Transfer enabled

An instruction to enable individual-channel operation is issued from CPU. When DE=1, EB=1, DH=0000 and PB=0 are set, the channel to be controlled moves to Wait-1st-trigger state.

3. Wait-1st-trigger state / Start of transfer

The channel in Wait-1st-trigger state is waiting for the transfer request signal to be asserted from the Peripheral or for an instruction from CPU. When the first transfer request signal is asserted, it moves to Transfer state.

4. Transfer state

See Step 3 in the software transfer procedure.

In the case of hardware transfer, a channel in Transfer state performs transfer operation by the transfer request signal from a Peripheral, as described in Sections 3.3 Hardware-Demand Transfer and 3.4 Hardware-Block Transfer & Burst Transfer. In each mode, match the number of transfer requests from the Peripheral with the number of transfer requests required by DMAC. Below is the explanation for the operation when the number of transfer requests goes over or below the requirement in each operation mode.

Figure 4-6 shows a case of Demand transfer. In the case of Demand transfer, the number of transfer requests required to complete the transfer is TC+1. Unless the number of transfer requests goes over or below the requirement, CPU does not have to intervene (Example 1 in Figure 4-6).

If the number of transfer requests generated from the Peripheral exceeds the DMAC's setting for the number of transfers, DMAC moves to Disable state after the completion of the specified number of transfers. In the Disable state, no further transfers are executed. Also, as the



excessive transfer request signals are not cleared from DMAC, the asserted state continues (Example 2 in Figure 4-6).

If the number of transfer requests generated from the Peripheral is smaller than DMAC's setting for the number of transfers, DMAC waits for the remaining number of transfer requests in Transfer state (Example 3 in Figure 4-6).

It is supposed that DMAC's transfer processing may be too slow to catch up with the generation interval of transfer requests from Peripheral. In the case of Demand transfer, the transfer request signal remains asserted; therefore, as many as TC+1 of transfers can be performed (Example 4 in Figure 4-6).

Figure 4-6 Operation of Hardware-Demand Transfer







Figure 4-7 shows a case of Block transfer. In the case of Block transfer, the number of transfer requests required to complete the transfer is TC+1. Unless the number of transfer requests goes over or below the requirement, CPU does not have to intervene (Example 1 in Figure 4-7).

Figure 4-7 Operation of Hardware-Block Transfer



If the number of transfer requests generated from the Peripheral exceeds the DMAC's setting for the number of transfers, DMAC moves to Disable state after the completion of the specified number of transfers. In the Disable state, no further transfers are executed. Also, as the



excessive transfer request signals are not cleared from DMAC, the asserted state continues, In this case, deassert the transfer request signal from CPU (Example 2 in Figure 4-7).

If the number of transfer requests generated from the Peripheral is smaller than DMAC's setting for the number of transfers, DMAC waits for the remaining number of transfer requests in Transfer state (Example 3 in Figure 4-7).

It is supposed that DMAC's transfer processing may be too slow to catch up with the generation interval of transfer requests from Peripheral. In the case of Block transfer, if DMAC's transfer processing is delayed from the transfer request from the Peripheral, the rising edge of the next transfer request signal during the transfer operation is ignored. Also, the transfer request signal asserted during the transfer operation is cleared from DMAC. Then, DMAC waits for the remaining transfer requests in Transfer state (Example 4 in Figure 4-7).

In the case of Burst transfer, all of the $(BC+1)\times (TC+1)$ of transfers are performed when it becomes accessible to the system bus after the first transfer request is received. The required number of transfer requests from the Peripheral is only the first one. If the number of transfer request signals generated exceeds the requirement, it is ignored in Disable state, just like Block transfer.

5. Transfer state => Disable state / Successful completion of transfer

See Step 4 in the software transfer procedure.

6. Transfer state => Disable state / Transfer error stop

See Step 5 in the software transfer procedure.

7. Transfer state => Disable state / End of Peripheral stop request

The channel in Transfer state suspends its transfer processing, if the transfer stop request signal is asserted from the Peripheral. It clears EB, PB and ST and moves to Disable state. It sets "010" to SS[2:0] and gives the notification of the error stop. If interrupts have been enabled by EI, an unsuccessful transfer completion interrupt occurs. BC, TC, DMACSA and DMACDA to which reload has not been specified hold the values set during the suspension of the transfer. Attention must be paid to the SS[2:0] value, which is the same as the stop request from software.

8. Transfer state, Pause state => Disable state / Forced termination of transfer See Step 6 in the software transfer procedure.

9. Disable state / Post-transfer processing

See Step 7 in the software transfer procedure.

Normally, in the cases of stop request from Peripherals, forced termination from software and transfer error stop, the transfer request signal remains asserted, because the number of transfers processed is smaller than the number of transfer requests from the Peripheral. Instruct from CPU the Peripheral to deassert the transfer request signal. In the case of stop request from Peripherals, the transfer request signal is masked as long as the stop request signal is asserted. Also deassert the transfer stop request signal.

Even if DMAC has successfully completed the specified number of transfers, the transfer request signal may remain asserted or may be reasserted, depending on Peripheral's settings. Attention must be paid to the possibility that this may affect the next transfer.

10. Transfer state, Pause state / Transfer pause

See Step 8 in the software transfer procedure.

11. Pause state

See Step 9 in the software transfer procedure.

The channel in Pause state does not execute transfer, even if the transfer request signal from the Peripheral is asserted. It does not clear the transfer request signal either.

12. Pause state / Cancellation of transfer pause


See Step 10 in the software transfer procedure.



When an instruction to cancel the pause is issued while it is in Pause state, it returns to Transfer state. If the transfer request signal was asserted in the previous Pause state, the operation to follow varies as shown below, depending on the transfer mode.


In the case of Demand transfer mode, the transfer request signal remains asserted from the Pause state. Therefore, the transfer is resumed when DMAC returns to Transfer state, and the transfer request signal is cleared as normal. See Figure 4-8.

Figure 4-8 Operation of Demand Transfer in Pause State



In the case of Block transfer mode, the transfer request signal remains asserted. Even when it returns to Transfer state, the rising edge of the transfer request signal is not detected, and the transfer is not resumed. Therefore, the transfer request is ignored during Pause state. Also, the transfer request signal is not cleared from DMAC. To resume the transfer which has been put on pause, instruct from CPU the Peripheral to deassert the transfer request signal after an instruction to cancel the pause is issued to DMAC. After that, the transfer will be resumed when the next transfer request is generated from the Peripheral. In this case, attention must be paid to the difference between the number of transfer requests output from the Peripheral and the number of transfer requests received by DMAC. See Figure 4-9.

Figure 4-9 Operation of Block Transfer in Pause State





13. Operation in Disable state and Wait-1st-trigger state

See Step 11 in the software transfer procedure.

If the transfer request signal is not asserted to the channel in Disable state, the specifications of the transfer content can be changed freely (rewriting to registers DMACSA, DMACDA, DMACA[29:0], and DMACB).

If the transfer request signal is asserted or may be asserted to the channel in Disable state, the specifications of IS, ST and MS in the transfer content cannot be changed. If an attempt is made to change these settings, DMAC may perform unexpected behaviors. To change the settings of IS, ST and MS, first clear the transfer request signal to both of the Peripherals (used before and after the change) from CPU, and then always change the settings while the transfer request signal is deasserted. See Figure 4-10.




Figure 4-10 Changing IS, ST and MS Settings

The specifications of the transfer content cannot be changed to the channel in Wait-1st-trigger state from CPU

If the transfer request signal is not asserted to the channel in Wait-1st-trigger state, it moves to Disable state when CPU issues an instruction to disable individual- or all-channel operation or an instruction to put individual- or all-channel operation on pause. In this case, it is considered that the enabled transfer has been cancelled. In any case, SS does not change.

If the transfer request signal may possibly be asserted to the channel in Wait-1st-trigger state, it should be noted that DMAC has already started or completed the transfer before the attempted cancellation of the enabled transfer from CPU.

In Disable state, DMAC does not start the transfer or clear the transfer request, even if the transfer request signal is asserted. If it moves to Wait-1st-trigger state by instruction from CPU while the transfer request signal is asserted, the following operation applies (only when the settings of IS, ST and MS are not intended to be changed, as explained earlier).

In the case of Demand transfer mode, DMAC immediately moves to Transfer state and starts the transfer, because the transfer request signal remains asserted. The transfer request signal is cleared from DMAC as normal. See Figure 4-11.



Case of no transfer request be asserted during disable state

DMA status Disable Transfer Transfer

Transfer request

Transfer action

Case of transfer request be asserted during disable state

DMA status Disable Transfer

Transfer request


Transfer request

Transfer request

Figure 4-11 Operation of Demand Transfer in Disable State

In the case of Block transfer mode, the transfer request signal remains asserted. Even when it moves to Wait-1st-trigger state, the rising edge of the transfer request signal is not detected, and the transfer is not resumed. Therefore, the transfer request is ignored during Disable state. Also, the transfer request signal is not cleared from DMAC. To resume the transfer, instruct DMAC to move to Wait-1st-trigger state, and then instruct from CPU the Peripheral to deassert the transfer request signal. After that, it will move to Transfer state and the transfer will be resumed when the next transfer request is generated from the Peripheral. In this case, attention must be paid to the difference between the number of transfer requests output from the Peripheral and the number of transfer requests received by DMAC. See Figure 4-12.

Figure 4-12 Operation of Block Transfer in Disable State



CHAPTER 10: DMAC



- Additional Matter 1

See Additional Matter 1 in the software transfer procedure. In the case of hardware transfer, always write 0 to ST.

Additional Matter 2

See Additional Matter 2 in the software transfer procedure.

Additional Matter 3

See Additional Matter 3 in the software transfer procedure.

Additional Matter 4

See Additional Matter 4 in the software transfer procedure.

Additional Matter 5

If the transfer request signal (interrupt signal) from the Peripheral needs to be deasserted, the following method is available. Normally, the interrupt signal from the Peripheral is the interrupt factor flag masked (logic AND) by the interrupt enable flag. The interrupt signal can be deasserted by resetting either of the flags. When the interrupt enable flag is reset and then set, the rising edge occurs to the interrupt signal. Following this procedure can notify DMAC of the transfer request for Block transfer again. For details, check the manual for each Peripheral.



4.4 DMAC Operation and Control Procedure for Hardware (EM=1) Transfer

This section explains DMAC operation and control procedure for hardware (EM=1) transfer.

Reset Disable DE=0 or EB=0 or DH!=0000 or PB=1 1,11,15 initial : SS=000 after stop : SS=code 15 2 Wait 1st trigger DE=1 EB=1 8 DH=0000 PB=0 initial : SS=000 after stop : SS=code/ ,10 5,6,7 0 Transfer DE=1 EB=1 DH=0000 PB=0 SS=000 Pause DE=1 EB=1 DH!=0000 or PB=0 SS=111 Transition by CPU

Figure 4-13 Transitional Diagram of Hardware (EM=1) Transfer State

Figure 4-13 shows a transitional diagram of the states of the channel to be controlled for hardware (EM=1) transfer. The numbers next to the transitional lines in Figure 4-13 correspond to the numbers which appear in the following control procedures. The solid transitional lines indicate transitions of state instructed by CPU, while the broken transitional lines indicate transitions of state due to DMAC/Peripheral operation.

EM (Enable bit clear mask) is a bit that masks EB clear upon the completion of transfer of the channel to be controlled. EM=1 enables the same transfer process to be repeated without giving instructions from CPU.

Transition by DMAC/Peripheral



Description of Each State

■ Disable state

See the hardware transfer (EM=0) procedure.

■ Wait-1st-trigger state

See the hardware transfer (EM=0) procedure.

■ Transfer state

In this state, the channel to be controlled has received the first transfer request from the Peripheral. A channel in this state performs transfer operation as specified. In the case of EM=1, it moves to Wait-1st-trigger state, once all the transfer operation is completed. It also changes its state upon instruction from CPU.

■ Pause state

See the hardware transfer (EM=0) procedure.

Explanation of Control Procedure

1. Disable state / Preparation for transfer

See Step 1 in the hardware transfer (EM=0) procedure.

To set EM=1, set all of the reload specifications for the transfer content (RC, RS, RD) in order to prevent data transfer in an unintended address area. Also, CI is not set, because it is meaningless to generate a successful transfer completion interrupt from DMAC. EI is set to generate an unsuccessful transfer completion interrupt from DMAC.

2. Disable state => Wait-1st-trigger state / Enabling transfer

See Step 2 in the hardware transfer (EM=0) procedure.

3. Wait-1st-trigger state / Start of transfer

See Step 3 in the hardware transfer (EM=0) procedure.

4. Transfer state

See Step 4 in the hardware transfer (EM=0) procedure.

5. Transfer state => Wait-1st-trigger state / Successful completion of transfer

When transfers are successfully completed for the number of times calculated by $(BC+1) \times (TC+1)$, the channel in Transfer state does not clear EB but does clear PB and ST and moves to Wait-1st-trigger. It sets SS[2:0]=101 to provide the notification of the successful completion. As CI is not set, no successful transfer completion interrupt is generated. Since RC, RS and RD are set, the specifications of the transfer content of BC, TC, DMACSA and DMACDA are reloaded.

6. Transfer state => Wait-1st-trigger state / Transfer error end

See Step 6 in the hardware transfer (EM=0) procedure.

In the case of EM=1, EB is not cleared even if the transfer ends due to an error. It clears PB and ST, moves to Wait-1st-trigger state and waits for the next transfer request. Therefore, it is recommended not to use DMA transfer with EM=1 in an address area where a transfer error may occur.

7. Transfer state =>Wait-1st-trigger state /End of Peripheral stop request

See Step 7 in the hardware transfer (EM=0) procedure.

In the case of EM=1, EB is not cleared even if a stop request is issued from the Peripheral. It clears PB and ST and moves to Wait-1st-trigger state. Since RC, RS and RD are set, the specifications of the transfer content of BC, TC, DMACSA and DMACDA are reloaded. As EI is set, an unsuccessful transfer completion interrupt is generated.



8. Wait-1st-trigger state / Post-transfer process

In the case of EM=1, EB is not cleared upon the completion of the transfer. (DE=1, EB=1, DH=0000, PB=0) is set and it moves to Wait-1st-trigger state. When the next transfer request is generated from the Peripheral, therefore, the next transfer starts without an instruction from CPU. If it moves to Wait-1st-trigger state due to a stop request from the Peripheral, an unsuccessful completion interrupt occurs and that state can be confirmed. Also, the transfer request signal is masked while the stop request signal is asserted. Even if the next transfer request signal is asserted from the Peripheral, it will not be recognized and the channel to be controlled will remain in Wait-1st-trigger state, waiting for an instruction from CPU. In the above case, SS[2:0] is read from CPU to check the state of the transfer completion. The

interrupt signal is deasserted by clearing SS[2:0] from CPU. CPU clears EB and it returns to Disable state (this operation is the operation shown in Step 15 of the hardware transfer (EM=1) procedure). The transfer request signal and the stop request signal from the Peripheral are deasserted, as shown in Step 7 of the hardware transfer (EM=0) procedure

9. Transfer state => Disable state / Completion of transfer by EM=0

The operation can exit from the loop of Wait-1st-trigger state and Transfer state by writing EM=0 from CPU. At the timing when the transfer stops after the instruction, EB, ST and PB are cleared and the Transfer state changes to Disable state (DE=1, EB=0, DH=0000, PB=0) to successfully complete the transfer. In this case, no successful transfer completion interrupt is generated, as CI is not set.

10. Transfer state, Pause state => Disable state / Forced termination of transfer

See Step 8 in the hardware transfer (EM=0) procedure.

The operation can exit from the loop of Wait-1st-trigger state and Transfer state by an operation disable instruction. When an instruction to disable individual-channel operation is issued, the relevant channel moves to Disable state (DE=1, EB=0, DH=0000, PB=0) and stops the operation. When an instruction to enable all-channel operation is issued, it moves to Disable state (DE=0, EB=1, DH=0000, PB=0) and stops the operation. In the case of an instruction to disable all-channel operation, EB is not cleared either; therefore, attention must be paid. When the operation exits from Transfer state, an unsuccessful transfer completion interrupt occurs because it is unsuccessful completion due to the forced stop. When it exits from Wait-1st-trigger state, the enabled transfer is cancelled (this operation is the operation shown in Step 15 of the hardware transfer (EM=1) procedure).

11. Disable state / Post-transfer processing

See Step 9 in the hardware transfer (EM=0) procedure.

12. Transfer state, Pause state / Transfer pause

See Step 10 in the hardware transfer (EM=0) procedure.

13. Pause state

See Step 11 in the hardware transfer (EM=0) procedure.

14. Pause state / Cancellation of transfer pause

See Step 12 in the hardware transfer (EM=0) procedure.

15. Operation in Disable state and Wait-1st-trigger state

See Step 13 in the hardware transfer (EM=0) procedure.

In the case of EM=1, the Transfer state changes directly to Wait-1st-trigger state. Therefore, the specifications of the transfer content cannot be rewritten during the repeated transfer operation (rewriting the registers DMACSA, DMACDA, DMACB[31:1] and DMACA[28:0]).

CHAPTER 10: DMAC



- Additional Matter 1

See Additional Matter 1 in the hardware transfer (EM=0) procedure.

Additional Matter 2

See Additional Matter 2 in the hardware transfer (EM=0) procedure. In the case of EM=1, Additional Matter 2 does not apply, because EB is not cleared during the transfer operation.

- Additional Matter 3

See Additional Matter 3 in the hardware transfer (EM=0) procedure.

Additional Matter 4

See Additional Matter 4 in the hardware transfer (EM=0) procedure.

The following explains what must be noted when setting interrupts from DMAC with EM=1. As the target channel does not change from Wait-1st-trigger state due to an unsuccessful completion interrupt by a stop request from the Peripheral, the interrupt signal is not deasserted until it is cleared from CPU. Similarly, as the target channel moves to Disable state due to an unsuccessful transfer completion interrupt by a stop request from software, the interrupt signal is not deasserted until it is cleared from CPU. Other successful transfer completion interrupts and unsuccessful transfer completion interrupts may be deasserted at a timing that is not intended by CPU, if the relevant channel moves to Transfer state. Therefore, attention must be paid.

- Additional Matter 5

See Additional Matter 5 in the hardware transfer (EM=0) procedure.



5. Registers of DMAC

This section explains each register function of DMAC.

- 5.1. List of Registers
- 5.2. Entire DMAC Configuration Register (DMACR)
- 5.3. Configuration A Register (DMACA)
- 5.4. Configuration B Register (DMACB)
- 5.5. Transfer Source Address Register (DMACSA)
- 5.6. Transfer Destination Address Register (DMACDA)



5.1 List of Registers

Table 5-1 shows a list of DMAC control registers.

Table 5-1 List of DMAC Control Registers

Abbreviation	Ch. Controlled	Register Name	Reference
DMACR	All	Entire DMAC configuration register	5.2
DMACA0		Configuration A register	5.3
DMACB0	ah O	Configuration B register	5.4
DMACSA0	- ch.0 ⊢	Transfer source address register	5.5
DMACDA0	1	Transfer destination address register	5.6
DMACA1		Configuration A register	5.3
DMACB1	ah 4	Configuration B register	5.4
DMACSA1	- ch.1	Transfer source address register	5.5
DMACDA1	1	Transfer destination address register	5.6
DMACA2		Configuration A register	5.3
DMACB2	-h 0	Configuration B register	5.4
DMACSA2	- ch.2	Transfer source address register	5.5
DMACDA2	1	Transfer destination address register	5.6
DMACA3		Configuration A register	5.3
DMACB3	ch.3	Configuration B register	5.4
DMACSA3		Transfer source address register	5.5
DMACDA3		Transfer destination address register	5.6
DMACA4		Configuration A register	5.3
DMACB4	ah 4	Configuration B register	5.4
DMACSA4	- ch.4	Transfer source address register	5.5
DMACDA4	1	Transfer destination address register	5.6
DMACA5		Configuration A register	5.3
DMACB5	-h 5	Configuration B register	5.4
DMACSA5	ch.5	Transfer source address register	5.5
DMACDA5	1	Transfer destination address register	5.6
DMACA6		Configuration A register	5.3
DMACB6	05.0	Configuration B register	5.4
DMACSA6	ch.6	Transfer source address register	5.5
DMACDA6		Transfer destination address register	5.6
DMACA7		Configuration A register	5.3
DMACB7	oh 7	Configuration B register	5.4
DMACSA7	- ch.7	Transfer source address register	5.5
DMACDA7	7	Transfer destination address register	5.6



5.2 Entire DMAC Configuration Register (DMACR)

This section explains entire DMAC configuration register (DMACR).

bit	31	30	29		28	27	26	25	24	23	22	21	20	19	18	17	16
Field	DE	DS	Reserv	ed	PR		DH	[3:0]					Rese	erved			
Attribute	R/W	R/W	-		R/W		R	/W						-			
Initial Value	0	0	-		0		00	000						-			
bit	15	14	13	12	11	1	0	9	8	7	6	5	4	3	2	1	0
Field									Rese	erved							
Attribute										-							
Initial Value										_							

[bit31] DE: DMA Enable (all-channel operation enable bit)

This bit controls the enabling and disabling of transfer operations for all of the channels.

When "1" is set to this bit, the operations of all of the channels are enabled and each channel operates according to its settings.

When "0" is set to this bit, the operations of all of the channels are disabled, and no transfer is performed until "1" is set to the bit. Also, a channel in the middle of its transfer operation is forced to stop the transfer.

This bit can be used to force all of the channels that are currently performing a transfer to stop it and reset the configuration register.

bit	it Function					
0	Disables the operations of all of the channels. (Initial value)					
1	Enables the operations of all of the channels.					

[bit30] DS: DMA Stop

This bit indicates the transfer state of all of the channels.

If either of the following conditions is established during transfer operation, the bit is set to "1" by DMAC.

- When "0" is written to the DMACR:DE bit and then the transfers of all of the channels are completed.
- When a value other than "0000" is written to the DMACR:DH bit and then the transfers of all of the channels pause.

When DMACR:DE=1 and DMACR:DH=0000 are set and all of the channels become enabled to operate, this bit is set to "0" by DMAC.

Although the attribute of this bit is R/W, writing to it by CPU does not affect DMAC's operation. If, however, the DMACR register needs to be updated without affecting the state of this bit, first read from this bit and then rewrite the same value.

bit	Function
0	Clears the disabling of all-channel operation or the setting of all-channel pause. (Initial value)
1	The transfers of all of the channels have stopped due to the disabling of all-channel operation
'	or the setting of all-channel pause.



[bit29] Reserved: Reserved bit

"0" is read out from this bit.

When writing this bit, set it to "0".

[bit28] PR: Priority Rotation

This bit controls the order of transfer priority among channels.

When this bit is set to "0", the priority order is fixed for all of the channels.

When this bit is set to "1", the priority order is determined in a rotation method for all of the channels.

bit	Function
0	Fixes the priority order.
	(ch.0>ch.1>ch.2>ch.3>ch.4>ch.5>ch.6>ch.7) (Initial value)
1	Applies the rotation method to the priority order.

For selection of the transfer priority order, see Section "3.5 Channel Priority Control".

[bit27:24] DH: DMA Halt (All-channel pause bit)

This bit controls the pause/cancellation of transfer operations for all of the channels.

When this bit is set to a value other than "0000", all of the channels that are currently performing a transfer are put on pause. When it is set to "0000", the transfers are resumed.

Even if a transfer request from an external/peripheral device is asserted, the channels in Pause state ignore the transfer request. In the cases of Block transfer and Burst transfer, the relevant channel does not start a transfer, even if the pause is cleared. In order to complete a transfer when a pause is set during the transfer, an additional transfer request is required after the pause is cancelled.

This bit can be used to put a transfer on pause without resetting the configuration registers of all of the channels.

bit27:24	Function						
0000	Cancels the pause of transfers for all of the channels. (Initial value)						
Other than 0000	Puts the transfers of all of the channels on pause.						

[bit23:0] Reserved: Reserved bits

"0" is read out from these bits.

When writing these bits, set them to "0".



5.3 Configuration A Register (DMACA)

This section explains configuration A register (DMACA).

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Field	EB	РВ	ST			IS[5:0] Reserved B							BC[[3:0]		
Attribute	R/W	R/W	R/W		R/W -							R/	R/W			
Initial Value	0	0	0			000	000				-			00	00	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field								TC[15:0]							
Attribute								R/	W							
Initial Value								0x0	000							

[bit31] EB: Enable bit (individual-channel operation enable bit)

This bit controls the enabling and disabling of the transfer operation of an individual channel.

When this bit is set to "1", the relevant channel is enabled to operate and waits for a trigger to start its transfer operation (the DMACR:DE must be set to "1").

If the EM bit (DMACB[0]) is not set to "1", DMAC clears this bit to "0" upon the completion of the transfer. When this bit is set to "0", the relevant channel is disabled to operate and does not perform transfer operation until it is set to "1". Also, if it is in the middle of transfer operation, it is forced to stop the transfer. This bit can be used to force the relevant channel that is currently in transfer operation to stop it and reset the configuration register.

bit	Function
0	The operation of the relevant channel is disabled. (Initial value)
1	The operation of the relevant channel is enabled.

[bit30] PB : Pause bit (individual-channel pause bit)

This bit controls the pause/cancellation of the transfer operation of an individual channel.

When this bit is set to "1" and the relevant channel is currently in transfer operation, it puts the transfer on pause. When this bit is set to "0", it resumes the transfer.

This bit is cleared to "0", when the transfer operation of the channel is completed.

Even if a transfer request from an external/peripheral device is asserted, the channels in Pause state ignore the transfer request. In the cases of Block transfer and Burst transfer, the relevant channel does not start a transfer, even if the pause is cleared. In order to complete a transfer when a pause is set during the transfer, an additional transfer request is required after the pause is cancelled.

This bit can be used to put a transfer on pause without resetting the configuration register of the relevant channel.

bit	Function						
0	Cancels the pause of the transfer of the relevant channel.						
1	Puts the transfer of the relevant channel on pause.						

Note:

 In this case of setting this bit during DMACB.RC="1", DMACA.BC and DMACA.TC must be set to reload value along with this bit by word access.



[bit29] ST: Software Trigger

This bit is used to generate a software transfer request for an individual channel.

When this bit is set to "1", a trigger is generated by the software transfer request and the relevant channel starts its transfer. After the completion of the transfer, DMAC clears this bit to "0".

When this bit is set to "0" during the transfer, the transfer stops.

bit	Function						
0	No software transfer request (Initial value)						
1	Software transfer request available						

[bit28:23] IS[5:0] : Input Select

These bits select the trigger for transfer requests.

When the transfer trigger is set to software request (ST=1), set the IS[5:0] bits to "000000".

When the transfer trigger is set to hardware request, specify which Peripheral's interrupt signal to be used to start transfer. Any Peripheral can be selected for all of the channels.

The hardware transfer request signal to be connected to DMAC varies depending on the product used. Check the transfer request signal to be connected in "2.2 I/O Signals of DMAC" before setting the selection.

bit28:23	Function
000000	Software (Initial value)
100000	IDREQ[0]
100001	IDREQ[1]
100010	IDREQ[2]
100011	IDREQ[3]
100100	IDREQ[4]
100101	IDREQ[5]
100110	IDREQ[6]
100111	IDREQ[7]
101000	IDREQ[8]
101001	IDREQ[9]
101010	IDREQ[10]
101011	IDREQ[11]
101100	IDREQ[12]
101101	IDREQ[13]
101110	IDREQ[14]
101111	IDREQ[15]
110000	IDREQ[16]
110001	IDREQ[17]
110010	IDREQ[18]
110011	IDREQ[19]
110100	IDREQ[20]
110101	IDREQ[21]
110110	IDREQ[22]
110111	IDREQ[23]
111000	IDREQ[24]
111001	IDREQ[25]
111010	IDREQ[26]



bit28:23	Function
111011	IDREQ[27]
111100	IDREQ[28]
111101	IDREQ[29]
111110	IDREQ[30]
111111	IDREQ[31]
Setting other than	Satting is prohibited
above	Setting is prohibited.

[bit22:20] Reserved: Reserved bits

"0" is read out from these bits.

When writing these bits, set them to "0".

[bit19:16] BC[3:0] : Block Count

These bits specify the number of blocks for Block/Burst transfer.

When the transfer mode is set to Demand transfer, set BC[3:0] to "0000".

Set the value "BC[3:0]=Number of blocks - 1". The maximum allowed number of blocks is 16.

The value of these bits can be read during a transfer. Normally, as one transfer source access or one transfer destination access is completed successfully, BC[3:0] is decreased by 1.

In the case of DMACB:RC=1, the value set when the transfer started is reloaded upon the completion of the transfer.

In the case of DMACB:RC=0, the value is set to "0" upon successful completion of the transfer, while the value remains the same value as set during the transfer suspension upon unsuccessful completion of the transfer.

bit19:16	Function
	Number of transfer blocks (Initial value : 0x0)

[bit15:0] TC[15:0] : Transfer Count

These bits specify the number of transfers for Block/Burst/Demand transfer.

Set the value "TC = Number of transfers - 1". The maximum allowed number of transfers is 65536.

The value of these bits can be read during a transfer. Normally, as the transfer of one block is completed, TC is decreased by 1.

In the case of DMACB:RC=1, the value set when the transfer started is reloaded upon the completion of the transfer.

In the case of DMACB:RC=0, the value is set to "0" upon successful completion of the transfer, while the value remains the same value as set during the transfer suspension upon unsuccessful completion of the transfer.

bit15:0	Function
	Number of transfers (Initial value : 0x0000)



5.4 Configuration B Register (DMACB)

This section explains configuration B register (DMACB).

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Field	Rese	Reserved MS[1:0]		TWI	[1:0]	FS	FD	RC	RS	RD	EI	CI		SS[2:0]		
Attribute	R/	W	R/	W	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W	
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0		000	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field							F	Reserve	d							EM
Attribute	R/W F						R/W									
Initial Value	000000000000000000000000000000000000000					0										

[bit31:30] Reserved: Reserved bits

"0" is read out from these bits.

When writing these bits, set them to "0".

[bit29:28] MS[1:0] : Mode Select

These bits select the transfer mode.

bit	Function		
00	Block transfer mode (Initial value)		
01	Burst transfer mode		
10	Demand transfer mode		
11	Reserved		

[bit27:26] TW[1:0]: Transfer Width

These bits specify the bit width of transfer data.

bit	Function		
00	Byte (8 bits) (Initial value)		
01	Half-word (16 bits)		
10	Word (32 bits)		
11	Reserved		

[bit25] FS: Fixed Source

This bit specifies whether to increment or fix the transfer source address.

bit	Function					
0	ncrements the transfer source address according to TW[1:0]. (Initial value)					
1	Fixes the transfer source address.					

[bit24] FD: Fixed Destination

This bit specifies whether to increment or fix the transfer destination address.

bit	Function			
0	Increments the transfer destination address according to TW[1:0]. (Initial value)			
1	Fixes the transfer destination address.			



[bit23] RC: Reload Count (BC/TC reload)

This bit controls the reload function of BC[3:0] and TC[15:0].

When this bit is set to "1", the value set when the transfer started is reloaded to BC[3:0] and TC[15:0] upon completion of the transfer.

bit	Function				
0	Disables the reload function of BC/TC. (Initial value)				
1	Enables the reload function of BC/TC.				

[bit22] RS: Reload Source

This bit controls the reload function of the transfer source address.

When this bit is set to "1", the value set when the transfer started is reloaded to DMACSA upon completion of the transfer.

bit	Function				
0	Disables the reload function of the transfer source address. (Initial value)				
1	Enables the reload function of the transfer source address.				

[bit21] RD: Reload Destination

This bit controls the reload function of the transfer destination address (DMACDA).

When this bit is set to "1", the value set when the transfer started is reloaded to DMACDA upon completion of the transfer.

bit	Function			
0	Disables the reload function of the transfer destination address. (Initial value)			
1	Enables the reload function of the transfer destination address.			

[bit20] EI :Error Interrupt (unsuccessful transfer completion interrupt enable)

This bit enables or disables the notification of an interrupt when a transfer has been unsuccessfully completed.

When this bit is set to "1", an interrupt is issued if SS[2:0] is in the following status upon completion of the transfer.

- Address overflow
- Stop by transfer stop request from a Peripheral, or the disabling of transfer by the EB/DE bit
- Transfer source access error
- Transfer destination access error

bit	Function
0	Disables an interrupt to be issued upon unsuccessful completion of transfer. (Initial value)
1	Enables an interrupt to be issued upon unsuccessful completion of transfer.

[bit19] CI : Completion Interrupt : (successful transfer completion interrupt enable)

This bit enables or disables the notification of an interrupt when a transfer has been successfully completed.

When this bit is set to "1", an interrupt is generated, if SS[2:0] is set to successful completion upon completion of the transfer.

bit	Function			
0	Disables an interrupt to be issued upon successful completion of transfer.			
	(Initial value)			
1	Enables an interrupt to be issued upon successful completion of transfer.			



[bit18:16] SS[2:0] : Stop Status (stop status notification)

These bits represent a code that indicates the stop status or completion status of a transfer.

The following table shows the available codes.

If a successful transfer completion interrupt or unsuccessful transfer completion interrupt is issued, the interrupt signal is deasserted by writing "000" to these bits.

bit18:16	Description
000	Initial value
001	Termination by transfer error (address overflow)
010	Termination by transfer stop request (stop by transfer stop request for Peripheral or the
010	disabling of transfer by the EB/DE bit)
011	Termination by transfer error (transfer source access error)
100	Termination by transfer error (transfer destination access error)
101	Successful transfer completion
110	Reserved
111	Transfer on pause

If various errors occur simultaneously, the termination code is indicated according to the following priority.

Highest priority



Reset
Clearing by writing "000"
Address overflow
Stop request
Transfer source access error

Transfer destination access error

Lowest priority

[bit15:1] Reserved: Reserved bits

"0" is read out from these bits.

When writing these bits, set them to "0".

[bit0] EM: Enable bit Mask (EB bit clear mask)

This bit is used to mask the clear of the EB bit (DMACA[31]) from DMAC upon completion of the transfer.

In the case of EM=0, DMAC clears the EB bit (DMACA[31]) to "0" upon completion of the transfer. In the case of EM=1, it does not clear the EB bit upon completion of the transfer. This function allows transfers to be repeated without instruction from CPU.


This function can only be used for hardware transfer. To use the function, enable the reload function of RC, RS and RD bits.

bit	Function
0	Clears DMACA:EB to 0 upon completion of the transfer. (Initial value)
1	Does not clear DMACA:EB upon completion of the transfer.



5.5 Transfer Source Address Register (DMACSA)

This section explains transfer source address register (DMACSA).



[bit31:0] DMACSA[31:0] : DMAC Source Address

These bits specify the transfer start address of the transfer source.

It is not possible to set unaligned address to transfer data width (TW[1:0]). The value of these bits can be read during the transfer.

In the case of DMACB:FS=1, the transfer source address is set to a fixed value and no change occurs.

In the cases of DMACB:FS=0 and DMACB:RS=0, the value is incremented according to TW[1:0]. Upon successful transfer completion, it is the next address after the transfer completion address. Upon unsuccessful transfer completion, it is the value set during the suspension.


In the cases of DMACB:FS=0 and DMACB:RS=1, it is incremented according to TW[1:0] during the transfer. Upon completion of the transfer, the value set when the transfer started is reloaded.

	Function
bit31:0	Specifies the transfer source address from which the transfer starts.
	(Initial value: 0x00000000)



5.6 Transfer Destination Address Register (DMACDA)

This section explains transfer destination address register (DMACDA).



[bit31:0] DMACDA[31:0] : DMAC Destination Address

These bits specify the transfer start address of the transfer destination.

It is not possible to set unaligned address to transfer data width (TW[1:0]). The value of these bits can be read during the transfer.

In the case of DMACB:FD=1, the transfer destination address is set to a fixed value and no change occurs.

In the cases of DMACB:FD=0 and DMACB:RD=0, the value is incremented according to TW[1:0]. Upon successful transfer completion, it is the next address after the transfer completion address. Upon unsuccessful transfer completion, it is the value set during the suspension.

In the cases of DMACB:FD=0 and DMACB:RD=1, it is incremented according to TW[1:0] during the transfer.

Upon completion of the transfer, the value set when the transfer started is reloaded.

	Function
bit31:0	Transfer destination address from which DMA transfer starts
	(Initial value: 0x00000000)



6. Usage Precautions

This section explains the precautions on using DMAC.

Precautions on Register Setting

When setting DMAC register, please note the following matters.

- The DMACR, DMACA, DMACB, DMACSA and DMACDA registers can be accessed by byte, half-word and word.
- The register address in DMAC cannot be set to the DMACSA or DMACDA register.
- Channel setting registers cannot be changed during DMA transfer, except the DE/DH bits of DMACR, the EB/PB bits of DMACA and the EM bit of DMACB.

Precautions on Stop and Timer Mode Transition

When transiting to Stop mode and Timer mode, make sure to stop the operation of all channels of the DMAC and confirm the stop of the DMAC by DS flag. If the transition is made to Stop mode and Timer mode while DMAC is operating, an unexpected operation can be executed when returning to Run mode.

CHAPTER 11: DSTC



This chapter explains details of the DSTC (Descriptor System data Transfer Controller).

- 1. Overview of DSTC
- 2. DSTC Operations Overview and DSTC System Configuration
- 3. Functions and Operations of DSTC
- 4. Examples of DSTC Operations and Control
- 5. Registers and Descriptors of DSTC



1. Overview of DSTC

This section provides an overview of the DSTC (Descriptor System data Transfer Controller).

Overview

The DSTC (Descriptor System data Transfer Controller), like the DMAC, is a function block that can transfer data at high speed bypassing the CPU. Using the Descriptor (to be called DES later in this document) System Method, it directly accesses memory or a peripheral device according to the content specified in a DES created on the memory, and executes a data transfer operation.

One set of transfer control details (basic transfer settings, number of transfers, transfer source address, transfer destination address) is specified in one DES. The DSTC can multiple DES individually and can build up to 1024 transfer channels.

The data transfer operation can be started by one of the following three methods: direct start by the CPU (software start), start by an interrupt signal from a peripheral device (hardware start), and the Chain Start Function.

The chain start function executes a transfer according to the current DES, and then starts a new transfer according to the succeeding DES or according to the current DES again. It can be specified in the DES whether to use the Chain Start Function. With the chain start function, the DSTC can incorporate other types of transfer specified in multiple DES into a single start trigger (software start / hardware start) in the start DES, and execute such types of transfer together. In addition, it can also divide a transfer operation specified in a DES into several transfer operations and then execute them.

The DSTC has two reload functions for the transfer address and for the transfer count counter (the InnerRelaod Function that during a transfer makes the value return to the one at the start of the transfer, the OuterReload Function that at the end of a transfer makes the value return to the one at the start of the transfer). The two reload functions facilitate the control of repeating the same transfer operation.

The DSTC can notify the CPU of the normal end or abnormal end of a transfer operation as an interrupt.

It can control how an internal clock is stopped in a standby mode (low power consumption mode).

The DSTC has a dedicated bus, which is independent of the CPU bus, and has a configuration enabling it to execute a transfer operation when the CPU bus is being accessed.

The configuration of the dedicated bus conforms to the system bus (AHB) and supports a 32-bit address space (4 Gbyte).

Number of Channels Supported in Hardware Transfer of DSTC

For a product equipped with the DSTC, if the DSTC supports 256 channels, it can use all hardware transfer channels from channel 0 to channel 255. If the DSTC supports 128 channels, it cannot use channel 128 to channel 255. If the DSTC supports 64 channels, it cannot use channel 64 to channel 255.



2. DSTC Operations Overview and DSTC System Configuration

This section provides an overview of operations of the DSTC and explains the DSTC system configuration.

2.1 Operations Overview of DSTC

DES System

The DSTC executes a transfer operation according to the content specified in a DES built on the memory by the CPU. As shown in Table 2-1, a DES consists of seven settings, DES0 to DES6. The settings specify transfer basic settings, the number of transfers, the transfer source address and the transfer destination address in their respective areas. (For details of the bit assignment of each DES, see "5 Registers and Descriptors of DSTC".) These settings are stored in the memory area as a single group. DES0 to DES6 are all 32 bits (1 word) in size. DES4 to DES6 are optional DES. Their settings may not need to be specified depending on the content of a transfer.

Table 2-1 Types of DES and Settings

Storage address	Name	Details
DESP+0x00 (fixed)	DES0	This sets the basic settings of a transfer.
DESP+0x04 (fixed)	DES1	This sets the number of transfers.
DESP+0x08 (fixed)	DES2	This sets the transfer source address (SA) at which a transfer starts.
DESP+0x0C (fixed)	DES3	This sets the transfer destination address (DA) at which a transfer ends.
	DES4	This controls the OuterReload of DES1 at the end of a transfer.
DESP+0x10 - (variable)	DES5	This controls the OuterReload of DES2 at the end of a transfer.
	DES6	This controls the OuterReload of DES3 at the end of a transfer.

Figure 2-1 illustrates the configuration of the DES System Method of the DSTC. When using the DSTC, reserve adequate free memory area for storing the DES. Select a memory area that is readable and writable because the DSTC has to refer to and update the DES. Set (1. in Figure 2-1) the start address of the memory area using the DESTP (DES-Top-address) register of the DSTC. Multiple DES can be allocated to a 4096-word (16 Kbyte) area starting from the DESTP. Up to 1024 DES can be allocated in the area. The DSTC identifies a DES according to its address value (DESP: DES-pointer) relative to the DES0 area starting from the DESTP.

Start of the Transfer

After transfer information has been stored in a DES (2.in Figure 2-1), the DSTC transfer can be started by one of the following three start trigger methods.

Software-Start (SW Start)

The Software-Start is a start trigger method to start the DSTC transfer directly from the CPU. The transfer is started by writing the DESP of the DES to be used to the SWTR (Software Trigger) Register (3 in Figure 2-1).Software-Start is called SW Start, and the transfer of the DSTC by SW Start is called SW Transfer later in this document.

Hardware-Start (HW Start)

The Hardware-Start is a start trigger method to start the DSTC transfer with the interrupt signal from a peripheral as a transfer request signal. When an interrupt signal from a peripheral has been asserted (4 in Figure 2-1), the transfer of the DSTC starts bypassing the CPU. In advance, write the DESP of the DES of this transfer to the HWDESP register (Hardware DESP) corresponding to an HW channel in the DSTC (1 in Figure 2-1). Hardware-Start is called HW Start, and the transfer of the DSTC by HW Start is called HW Transfer later in this document.

- Chain Start

Chain start is a start trigger method that is described in the DES. After the transfer in the DES ended, If the DES have Chain start trigger, the DSTC starts a new transfer according to the succeeding DES (or the same DES). The new DESP of DES for chain transfer is calculated from current DESP automatically.



In the following sections, "Start Trigger" represents all the above start triggers, SW Start, HW Start and Chain Start.

Memory **CPU DESTP** 2. Initialize DES area 1. Write DESTP. HW-DESP[n] DESP 3. Write DESP to SWTR reg. (SW transfer start trigger) DES0 10.End Report DES₁ DES₂ **DSTC** DES3 Control Registers DES4 (option) 5.Read DES DES5 (option) 8. Write back DES DES6 (option) Read Skip Registers 9.DES close Transfer engine 6.Read transfer data Source address area 4. Assert DREQ[n] signal. 7. Write transfer data (HW[n] transfer start trigger) Destination address area Peripheral device

Figure 2-1 DES System Method Configuration Diagram

Operation of the Transfer

The DSTC refers to (5 in Figure 2-1) a DES in DESTP+DESP according to a Start Trigger mentioned above. The DSTC checks (DES Open Check) details of the DES it refers to, and executes a transfer (6 and 7 in Figure 2-1) if the details have no problem. In addition, if the DES has a Chain Start Trigger, the DSTC executes a transfer data according to the Chain Start trigger.

The number of transfers to be executed at one Start Trigger varies according to details of a DES and those of the Chain Trigger. Not all transfers specified in a DES may end at one Start Trigger. If that occurs, the number of transfers ended and updated transfer addresses are written back to a DES (8 in Figure 2-1). The DSTC waits for the next Start Trigger, and continues executing the transfer after receiving the next Start Trigger.

End of the Transfer


The DSTC executes the DES close process (9 in Figure 2-1) after all transfers specified in a DES have ended. The DES settings can prevent the DES close process from being executed. The DSTC can notify the CPU of the following events through an interrupt: i. the DSTC is waiting for a Start Trigger; ii. a transfer has ended normally; iii. a transfer has ended abnormally. (10 in Figure 2-1)



2.2 DSTC and System Configuration

Figure 2-2 shows the block diagram illustrating the DSTC and system configuration.

Figure 2-2 Block Diagram of DSTC and System Configuration



Connection with System

The system configuration diagram in Figure 2-2 has been simplified to facilitate explanation. For details of the system configuration, refer to chapter System Overview in Peripheral Manual. The DSTC is connected to the CPU, Flash, RAM and peripherals via the system bus. The DSTC has a dedicated bus, which is independent of the CPU bus, and has a configuration enabling it to execute a transfer operation when the CPU bus is being accessed. The DSTC accesses any address area on the system according to the specified transfer destination address and transfer source access of a channel, and executes data transfer between the memory and a peripheral. The DSTC cannot access certain areas. Refer to the memory map to check which areas the DSTC cannot access.



DREQENB[n] Register and Connection with DREQ[n] Signal and HWINT[n] Signal

The DSTC supports up to 256 hardware transfer request signal inputs. The interrupt signal from a peripheral supporting DSTC hardware transfer is connected to the DSTC. The DSTC can start a transfer operation with the interrupt signal from a peripheral as a DMA transfer request signal (DREQ[255:0]). The DSTC cannot start the DMA transfer of the DSTC with an interrupt signal from a peripheral not supporting DSTC hardware transfer. In the case of a peripheral having multiple channels and multiple interrupt sources, there are interrupts supporting and those not supporting the DMA transfer.

The settings of the DREQENB[255:0] determine whether hardware transfer requests from peripherals are valid. The specifications of the product equipped with the DSTC determine which bit out of 256 bits supports the interrupt signal of which peripheral. For details, see Chapter: Interrupts.

There are two types of peripheral functions using DMA transfer of DSTC; one is the interrupt signal and DMA transfer request signal is combined for sharing use,(This is abbreviated "Combined type".) and another is handling them separately.(This is abbreviated "Separated type".) The setting value of the DREQENB[255:0] register and the SE2, SEL3 in this figure switch the operations as follows.

■ Case of the Combined type:

When DREQENB[n]=0;

Interrupt signal from peripheral is inputted to the NVIC, notify interrupt.

Interrupt signal from peripheral is ignored by the DSTC.

HWINT[n] signals from DSTC are not inputted to NVIC. HWINT[n] is the output signal for interrupt from the DSTC to the CPU, and is used to for notification of a HW transfer completion of the DSTC.

When DREQENB[n]=1;

Interrupt signal from peripheral is not inputted to the NVIC.

Interrupt signal from peripheral is inputted to the DSTC, and the DSTC start the DMA transfer by this signals.

HWINT[n] signals from DSTC are inputted to NVIC, instead of interrupt signal from peripheral. In the case of this type, the input port of NVIC is shared to use the interrupt from peripheral and HWINT[n] interrupt of the transfer completion from the DSTC. With this configuration, in the process of the NVIC, an interrupt from a peripheral, and a transfer completion interrupt from the DSTC jump to the same interrupt vector. Therefore, use the DREQENB[n] register to choose the interrupt to be processed.

■ Case of the Separated type:

When DREQENB[n]=0;

Interrupt signal from peripheral is inputted to the NVIC, notify interrupt.

Interrupt signal from peripheral is not inputted to the DSTC.

Transfer request signal from peripheral is not inputted to the NVIC

Transfer request signal from peripheral is ignored by the DSTC

HWINT[n] from the DSTC is inputted to the NVIC. (not asserted).

When DREQENB[n]=1;

Interrupt signal from peripheral is inputted to the NVIC, notify interrupt.

Interrupt signal from peripheral is not inputted to the DSTC.

Transfer request signal from peripheral is not inputted to the NVIC

Transfer request signal from peripheral is inputted to the DSTC, start the transfer.

HWINT[n] from the DSTC is inputted to the NVIC, notify transfer completion.

In the case of this type, the input port of NVIC is separated the interrupt from peripheral and HWINT[n] interrupt of the transfer completion from the DSTC. In the process of the NVIC, an interrupt from a peripheral, and a transfer completion interrupt from the DSTC does not jump to the same interrupt vector.



For details of peripheral types, refer to the list of interrupts and the list of interrupt signals input to DSTC in the Interrupts chapter.

Connection to Hardware Transfer Request Clear Signal

Among peripherals supporting the hardware transfer, there are some for which a transfer request signal (interrupt signal) has to be cleared after a transfer has ended. Though the clearing process is not mentioned in Figure 2-2, if the interrupt request signal of such peripheral is enabled by its corresponding DREQENB[n] register, the transfer request signal is cleared by the DSTC.

Connection to Hardware Transfer Stop Request Signal

The Multi-Function Serial Unit (to be called MFS later in this document) output signal for DMA transfer stop request. Though it is not mentioned in Figure 2-2, if the transfer stop request signal from these has been asserted, the transfer request signal is masked. Therefore, the DSTC does not perform the DMA transfer in the state of waiting for the DMA request signal, and no error response is generated from the DSTC.

Conditions that are asserted by MFS's transfer stop request signal show below.

- If received interrupts are enabled (SCR:RIE=1), a received interrupt occurs (SSR:PE bit, FRE bit, or ORE bit is set to 1).
- If chip select error interrupt are enabled (SACSR:CSEIE=1), a chip select error interrupt occurs (SACSR:CSE bit is set to 1).

Separately, the transfer stop request signal from MFS is sent to the CPU via NVIC as an interrupt. Terminate this current DMA transfer of the DSTC by the CPU with this interrupt. For details, see Chapter: Interrupts.

Interrupt Signal from DSTC

The transfer end interrupt for a transfer started by a software start is sent to the NVIC by the SWINT. The error interrupt generated due to the occurrence of a transfer error is sent to the NVIC by the ERINT.



3. Functions and Operations of DSTC

This section explains operations of the DSTC.

- 3.1. Settings of DES
- 3.2. Control Functions of DSTC
- 3.3. Operation Flows of DSTC



3.1 Settings of DES

This section explains setting details of the DES and operations of the DSTC.

3.1.1 Specifying Transfer Data Size

TW. IRM. IIN. ORM

The DSTC transfers data of the data width specified in TW in DES0 in a single transfer. There is a transfer number counter in the DSTC. The counter has a dual loop configuration consisting of an outer loop counter and an inner loop counter. ORM (outer loop remain) in DES1 indicates the remaining number of transfers of the outer loop counter, and IRM (inner loop remain) in the DES1 Register the remaining number of transfers of the inner loop counter. IIN (inner loop initial) in DES1 specifies the initial value of the inner loop counter.

At the start of a transfer, specify the transfer data width and different numbers of transfers in TW, IRM, IIN and ORM. For one DES, the DSTC transfers data of the total of TW×IIN×ORM.

Table 3-1 shows the method of specifying the transfer data width, the number of transfers and the transfer mode

Table 3-1 Specifying Transfer Mode, Transfer Size and Number of Transfers

Area Name	Name	Details		
DES0	MODE	MODE selects a transfer mode. 0: Selects mode 0. 1: Selects mode 1.		
	TW[1:0]	TW specifies the data width in a single transfer. 00: 8 bits (byte) 01: 16 bits (halfword) 10: 32 bits (word)		
DES1	IIN	Specifies the initial value of the inner loop counter in the transfer number counter.		
	IRM	Specifies the remain value of the inner loop counter in the transfer number counter.		
	ORM	Specifies the remain value of the outer loop counter in the transfer number counter.		

MODE

If 0 is written to MODE, the DSTC executes a transfer in mode 0. In this mode, one Start Trigger makes the DSTC transfer data of the bit width specified in TW for IIN times. After having executed transfers for the number specified in IIN, the DSTC executes the Chain Start or waits for the next Start Trigger. If Start Triggers of the amount specified in ORM are sent to the DSTC, the DSTC ends the transfer of the number (IIN×ORM) specified in the DES.

If 1 is written to MODE, the DSTC executes a transfer in mode 1. In this mode, one Start Trigger makes the DSTC transfer data of the bit width specified in TW once. After having executed one transfer, the DSTC executes the Chain Start or waits for the next Start Trigger. If Start Triggers of the amount equivalent to the result of IIN×ORM are sent to the DSTC, the DSTC ends IIN×ORM times of transfer specified in the DES.

In the SW transfer, both mode 0 and mode 1 can be used. In the HW transfer, select either mode 0 or mode 1 depending on the type of peripherals that generates a Start Trigger. To make the DSTC execute a transfer at a Start Trigger from a peripheral that has to have to a handshake with the DSTC at every data transfer, use mode 1. In the case of data transfer with the MFS, ADC and USB, since the DSTC transfers data to the FIFO in a peripheral, use mode 1. In the case of a Start Trigger from a peripheral that notifies the DSTC of the transfer start timing, such as the timer, the external interrupt block, etc., both mode 0 and mode 1 can be used.

In mode 0, specifies the settings of ORM and IIN. A value of 1 to 65536 inclusive can be specified in both ORM and IIN. The setting of IRM does not need to be specified. In the DSTC, the setting of IIN is copied to IRM.

In mode 1, specifies the settings of ORM, IIN and IRM. A value of 1 to 65536 inclusive can be specified in ORM. A value of 1 to 256 inclusive can be specified in IIN. Specify the same value in IRM and IIN.



3.1.2 Setting Transfer Addresses

SA, DA, SAC[2:0], DAC[2:0]

Set the start address of the transfer source area (SA) in DES2 and the start address of the transfer destination area (DA) in DES3. Align each transfer address to a specified data width (TW). The DSTC cannot execute an unaligned transfer.

Specify the transfer address update methods during a transfer in the SAC[2:0] bits and DAC[2:0] bits in DES0. The transfer address update method for SA and that for DA can be specified separately. Table 3-2 shows the methods of specifying transfer addresses.

rabio o 2 oposity in a nation / tauti ocooc					
Area Name	bit	Details			
		Select the respective update methods of transfer addresses SA and DA during a			
		transfer.			
		000: The address is increased by TW×1 at every transfer without InnerReload.			
	[0.010.40	001: The address is increased by TW×1 at every transfer with InnerReload.			
DECO	SAC[2:0]	010: The address is increased by TW×2 at every transfer without InnerReload.			
DES0	D 4 C(0.01	011: The address is increased by TW×2 at every transfer with InnerReload.			
	DAC[2:0]	100: The address is increased by TW×4 at every transfer without InnerReload.			
		101: The transfer address remains unchanged during a transfer.			
		110: The address is decreased by TW×1 at every transfer without InnerReload.			
		111: The address is decreased by TW×1 at every transfer with InnerReload.			
DES2	SA[31:0]	Specify the start address of the transfer source area.			
DES3	DA[31:0]	Specify the start address of the transfer destination area.			

Table 3-2 Specifying Transfer Addresses

Updating Transfer Number Counter and Transfer Address

Figure 3-1 is an example showing how the transfer number counter and the transfer addresses change when the following settings are used: the number of outer loop transfers is 3, the number of inner loop transfers is 4 and the transfer address is increased. The horizontal axis of this figure is a time scale, indicating transfer progress.

The upper part of this figure shows the behavior of the transfer number counter. The inner loop counter remain value (IRM) downcounts at every transfer. The IRM reloads the inner loop counter initial value (IIN), when the transfers of the number specified in IIN have been executed. The outer loop counter remain value (ORM) downcounts at the timing when the inner loop counter reloads. The DSTC counts the number of transfers using this dual loop counter.

During a transfer, when the IRM reloads, it can be decided that whether the operation of returning a transfer address (SA/DA) to its initial value is executed. (InnerReload)

The middle part of this figure shows the update behavior of the transfer address for increment with InnerReload. As shown in this figure, if transfer address increment and InnerReload are selected, after a transfer starts, the transfer address increases, and at the timing of IRM reload, is reset to the value at the start of the transfer.

The lower part of this figure shows the update behavior of the transfer address for increment without InnerReload. The increment update of the transfer address continues for the timing of reloading the IRM.

Figure 3-1 illustrates also the operation of OuterReload. For its details, see the section on OuterReload.




Figure 3-1 Operations of Transfer Number Counter and Transfer Address

Stride Transfer

If an increase of TW \times 2 is specified in the SAC[2:0] bits and an increase of TW \times 4 in the DAC[2:0] bits, a stride transfer is executed, in which at every transfer, the transfer address increases by TW \times 2 and by TW \times 4 in turn. Figure 3-2 shows an example of executing a transfer with SAC = 000 (increase by TW \times 1) and DAC = 010 (increase by TW \times 2). Using the stride transfer and the chain transfer together facilitates memory data rearrangement. For its details, see 4.3 Transfer Operation Example 3.




Figure 3-2 Stride Transfer



3.1.3 Specifying OuterReload

ORL[2:0]

Table 3-3 shows the method of specifying the transfer number counter and transfer address for OuterReload.

As shown in Figure 3-1, after IIN×ORM times of transfer have ended, for the next transfer, the transfer number counter (ORM/IRM/IIN) of DES1, the transfer source address (SA) of DES2 and the transfer destination address (DA) of DES3 can be reset (OuterReload) to their respective values at the start of the transfer.

Before starting a transfer, set DES4 to the same value as DES1, DES5 as DES2, and DES6 as DES3, respectively. After IIN×ORM times of transfer have ended, the values of DES4, DES5 and DES6 are copied to DES1, DES2 and DES3 respectively, and are reset to the values before the start of the transfer. In the case of using the same details in the next transfer, using OuterReload can eliminate the need of rebuilding the DES via the CPU.

Area Name bit Details Selects whether to execute OuterReload for the transfer number counter (DES1). ORL[0] 0: OuterReload for DES1 is not to be executed. DES4 area is not required. 1: OuterReload for DES1 is to be executed. DES4 area is required. Selects whether to execute OuterReload for the transfer source address (DES2). DES₀ ORL[1] 0: OuterReload for DES2 is not to be executed. DES5 area is not required. 1: OuterReload for DES2 is to be executed. DES5 area is required. Selects whether to execute OuterReload for the transfer destination address (DES3). ORL[2] 0: OuterReload for DES3 is not to be executed. DES6 area is not required. 1: OuterReload for DES3 is to be executed. DES6 area is required.

Table 3-3 Specifying OuterReload

DES Size at Using OuterReload

DES0 to DES3 are areas always required. DES4 to DES6 are areas required only when OuterReload is to be executed. The DES size and the addresses of DES4 to DES6 are defined according to the value of the ORL[2:0] bits as shown in Table 3-4. The respective relative addresses from the DESP of DES4 to DES6 vary according to the value of ORL[2:0]. An area not required is considered nonexistent.

ORL[2:0]	DES-SIZE (word)	DES4-address	DES5-address	DES6-address
000	4	No DES4	No DES5	No DES6
001	5	DESP+0x10	No DES5	No DES6
010	5	No DES4	DESP+0x10	No DES6
100	5	No DES4	No DES5	DESP+0x10
011	6	DESP+0x10	DESP+0x14	No DES6
101	6	DESP+0x10	No DES5	DESP+0x14
110	6	No DES4	DESP+0x10	DESP+0x14
111	7	DESP+0x10	DESP+0x14	DESP+0x18

Table 3-4 DES Size and Storage Positions of DES4 to DES7 in OuterReload



DES Values after Transfer End

The DES area can be saved when the OuterReload function is not used. If InnerReload is enabled for the transfer address, OuterReload does not need to be enabled for the transfer address because the values at the start of the transfer are stored in the DES. If neither OuterReload nor InnerReload is enabled, after a transfer has ended, depending on the settings, values stored in the DES may be different from those stored at the start of the transfer. In this situation, since the transfer cannot be started with the same DES values, rebuild the DES via the CPU. The following explains how the values of the DES area are updated after a transfer has ended.

The values of DES0 after the end of the transfer are the same as those at the start of the transfer, except those of the DV[1:0] bits and ST[1:0] bits. In addition, the values of DES4, DES5 and DES6 after the end of the transfer are the same as those at the start of the transfer.

The values of DES1 (transfer number counter) after the end of the transfer are updated according to the values of MODE and ORL[0] at the start of the transfer as shown in Table 3-5. "X" in Table 3-5 indicates that value has no effect on operation.

The value of IIN after the end of the transfer is the same as that at the start of the transfer. In the case of ORL[0] = 0, the value of ORM is updated to 0x0001 and the value of IRM to "0x01" when a transfer ends regardless of their values at the start of the transfer. However, if at the start of the transfer, the value of ORM is not "0x0001" or the value of IRM is not 0x01, the value of ORM or the value of IRM is different from what it was at the start of the transfer. Therefore, before restarting the transfer, rebuild the DES that makes the DSTC rewrite ORM and IRM with necessary values via the CPU. Table 3-5 summarizes conditions under which rebuilding DES1 becomes necessary.

Table 3-5 Values of DES1 at Transfer End and Necessity of Rebuilding DES1

	\	/alues of DES0/DES1 a	Values of	DES1 after T	Necessity of							
MODE	ORL[0]	ORM	IIN	IRM	ORM	IIN	IRM	Rebuilding DES1				
0	0	0x0001	Х	-				Unnecessary				
U	U	Other than 0x0001	Х	=			-	Necessary				
	0	0				0x0001	0x01	Same as IIN	0x0001	Value kept		Unnecessary
1			Х	Other than 0x01	Same as IIN			0x01	Necessary			
			Other than 0x0001	Х	Same as IIN				Necessary			
0	1	Х	Х	-	Value	o of DEC4 are	aaniad	Unnecessary				
1	1	^	^	Same as IIN	value	s of DES4 are	copiea.	Unnecessary				

The values of DES2 (transfer source address) after the end of the transfer are updated according to the values of MODE, SAC[2:0] and ORL[1] of DES0 at the start of the transfer as shown in Table 3-6. "X" in Table 3-6 indicates that value has no effect on operation. If the start value of DES2 is different from the end value, rebuild DES2 before restart to transfer.

Table 3-6 Values of DES2 after Transfer End

Values	Values of DES0 at Transfer Start		Values of DES2 after Transfer End	Necessity of
MODE	SAC[2:0]	ORL[1]	values of DES2 after Transfer End	Rebuilding DES2
0	xx0	0	Transfer source address at final outer loop start	Necessary
0	xx1	0	Values at transfer start	Unnecessary
1	xx0	0	Transfer source address of final transfer	Necessary
1	xx1	0	Values at transfer start	Unnecessary
Х	Х	1	Values of DES5 are copied.	Unnecessary



The values of DES3 (transfer destination address) after the end of the transfer are updated according to the values of MODE, DAC[2:0] and ORL[2] of DES0 at the start of the transfer as shown in Table 3-7. "X" in Table 3-7 indicates that value has no effect on operation. If the start value of DES3 is different from the end value, rebuild DES3 before restart to transfer.

Table 3-7 Values of DES2 after Transfer End

Values	Values of DES0 at Transfer Start		Values of DEC2 offer Transfer End	Necessity of
MODE	DAC[2:0]	ORL[2]	Values of DES3 after Transfer End	Rebuilding DES3
0	xx0	0	Transfer destination address at final outer loop start	Necessary
0	xx1	0	Values at transfer start	Unnecessary
1	xx0	0	Transfer destination address of final transfer	Necessary
1	xx1	0	Values at transfer start	Unnecessary
Х	Х	1	Values of DES6 are copied.	Unnecessary

The setting is that DES0.DV[1]=1 and DES1,2,3 is need to rebuild (DES1,2,3 is not returned to the start value), caused to notify a DES open error from the DSTC. For details, see 3.2.8 MONERS Register.



3.1.4 Setting Chain Start and Transfer End Interrupt Notification

CHRS[5:0], CHLK

The DSTC executes transfers for the number of times specified in each DES (IIN times if MODE = 0, 1 time if MODE = 1) after receiving a Start Trigger. After executing transfers, the DSTC the next process according to the value of CHRS[5:0] in DES0. Table 3-8 shows the method of setting the Chain Start and the transfer end interrupt notification.

Table 3-8 Details of CHRS[5:0]

Area Name	Name	Details
		These bits select how the DSTC operates
		after the transfer number counter remain value becomes (ORM == 1) && (IRM == 1).
	CUDOIE:41	00: No interrupt flag is set. There is no Chain Start. The DSTC ends the transfer.
	CHRS[5:4]	01: An interrupt flag is set. There is no Chain Start. The DSTC ends the transfer.
		10: No interrupt flag is set. The DSTC executes a Chain Start on the next DES.
		11: Setting prohibited (A DES open error occurs.)
		These bits select how the DSTC operates
		after the transfer number counter remain value becomes (ORM! = 1) && (IRM == 1).
	CHDCtavat	00: No interrupt flag is set. There is no Chain Start. The DSTC waits for a Start Trigger.
	CHRS[3:2]	01: An interrupt flag is set. There is no Chain Start. The DSTC waits for a Start Trigger.
		10: No interrupt flag is set. The DSTC executes a Chain Start on the next DES.
		11: No interrupt flag is set. The DSTC executes a Chain Start again on the current DES.
DES0	CHRS[1:0]	If MODE is "1", these bits select how the DSTC operates
DESU		after the transfer number counter remain value becomes (IRM! = 1).
		00: No interrupt flag is set. There is no Chain Start. The DSTC waits for a Start Trigger.
		01: An interrupt flag is set. There is no Chain Start. The DSTC waits for a Start Trigger.
		10: No interrupt flag is set. The DSTC executes a Chain Start on the next DES.
		11: No interrupt flag is set. The DSTC executes a Chain Start again on the current DES.
		If MODE is "0", the above settings are meaningless.
		Write "00" to CHRS[1:0] if MODE is "0".
		(Writing a value other than "00" to CHRS[1:0] if MODE is "0" causes a DES open error.)
		This bit selects the next transfer started by the Chain Start whether
		to execute immediately after the current transfer (Chain Lock) or
	CHLK	to enable other transfers to be executed before the next transfer started by the Chain Start.
		0: After the current transfer, other transfers can be executed before the Chain Start transfer.
		1: The Chain Start transfer is executed immediately after the current transfer.

If the next process is the Chain Start on the next DES, the DSTC starts transferring data according to the next DES. If the next process is the Chain Start again on the current DES, the DSTC starts transferring data according to the current DES again. If the next process does not involve the Chain Start, the DSTC ends the transfer (or waits for the next Start Trigger). The status of the transfer number counter determines which of CHRS[5:4], CHRS[3:2] and CHRS[1:0] the DSTC follows when executing the next process after the current DES.

In the case of not executing the Chain Start, after an interrupt flag is set, the DSTC can notify the CPU of the fact that the DSTC has ended the transfer (or is waiting for the next Start Trigger). In the case of SW Transfer or Chain Start Transfer from SW Transfer, the DSTC set the SWST bit to the SWTR register to "1". In the case of HW Transfer or Chain Start Transfer from HW Transfer, the DSTC set the HWINT[n] register to "1".



Operations of Chain Start

Using the Chain Start enables making a Start Trigger for different transfers set in multiple DES.

Figure 3-3 illustrates how the DES reference and transfer operation are executed when the DSTC executes a Chain Start on the next DES. 1st-DES is located at the position of DESP0. The size of 1st-DES is defined by the value of ORL[2:0] of 1st-DES. If there is a Chain Start Trigger in the DES after 1st-DES, the DSTC computes DESP1 of the succeeding 2nd-DES from the DESP0 and the size of 1st-DES. The DSTC starts a transfer specified in 2nd-DES after referring to details of 2nd-DES. Therefore, the succeeding 2nd-DES to be started by the Chain Start must be located next to 1st-DES started first.

Specifying the Chain Start in 2nd-DES can start the transfer of 3rd-DES. The DSTC can keep executing the Chain Start transfer until there is no more Chain Start Trigger within the maximum number of DES that can be built.




Figure 3-3 DES Reference in Chain Start Transfer

Chain Lock Function

The DSTC may execute other transfer first according to the transfer priority order if there is a transfer start request of other source at the timing of a Chain Start. If that occurs, the DSTC executes a specified Chain start transfer after executing other transfer. The Chain Lock Function ensures that in the situation described above, transfers started by a Chain Start are executed successively and that no other transfer request interrupts the transfers, regardless of the transfer priority order. The Chain Lock Function can be enabled by writing 1 to CHLK in a DES.



3.1.5 Other DES Settings

DV[1:0]

The DSTC refers to the DES area and updates it while executing a transfer operation. If the CPU updates a DES area that the DSTC is using, the DSTC may executes an illegal transfer operation, which is not set in a program. To prevent any illegal transfer operation, the DES area uses a mutually exclusive memory management system for the CPU and the DSTC. In DES0, there are the DV[1:0] bits (Descriptor Valid), indicating that the DES write update right ownership belongs to the CPU or the DSTC. Table 3-9 shows details of the DV and the related operations of the DSTC.

Table 3-9 Details of DV

Area Name	Name	Details		
		DV specifies which of the CPU and the DSTC the ownership of the DES belongs to.		
	DV[1:0]	DV specifies whether a transfer is executed after the DES open process		
		DV specifies whether the DES close process is to be executed after transfer ended.		
DECO		00: The owner is the CPU. No transfer is executed. No DES close process is executed.		
DES0		(If the DSTC read this value, the DSTC notifies a DES open error.)		
		01: The owner is the DSTC. A transfer is executed. The DES close process is executed.		
		10: The owner is the DSTC. No transfer is executed. The DES close process is executed.		
		11: The owner is the DSTC. A transfer is executed. No DES close process is executed.		

That DV is 00 indicates that the CPU has the ownership of the DES area. That DV is 01, 10 or 11 indicates that the DSTC has the ownership of the DES area. After setting the initial values of a DES, the CPU sets DV to 01, 10 or 11 to notify that the ownership of that DES belongs to the DSTC. After receiving a Start Trigger, the DSTC checks the DV value of DES0 to determine subsequent operations. (The DSTC reading a DES upon a Start Trigger is called DES open process.)

In the case of DV set to 01, the DSTC executes transfers for the number of times (ORM×IIN) specified. While the transfers are in progress, the value of DV remains 01 and the DSTC keeps the ownership of the DES. When all specified times of transfer end, the DSTV updates the value of DV to 00 and the DSTC returns the ownership of the DES to the CPU. (The process that the DSTC updates the value of DV to 00 and the DSTC returns the ownership of the DES to the CPU is called DES close process.)

In the case of DV set to 11, the DSTC executes transfers for the number of times (ORM×IIN) specified. While the transfers are in progress, the value of DV remains 11 and the DSTC keeps the ownership of the DES. Even after all specified times of transfer have ended, the DSTC does not execute the DES close process and keeps having the ownership of the DES.

In the case of DV set to 10, the DSTC does not execute a transfer, but executes only the DES close process.

In the case of DV set to 00, the DSTC recognizes that the DES area is being updated by the CPU. It does not execute any transfer or update the DES. The DSTC notifies the CPU of a DES open error.

The program determines the value of DV as explained below based on the way of using a DES.

If details of a transfer defined in a DES are subject to change, and the CPU has to update details of the DES at every transfer, setting DV to 01 grants the ownership of the DES to the DSTC. In this situation, after checking that the value of DV is 00 and that the ownership of the DES has been returned to the CPU, the CPU can safely update the DES. The CPU transfers the ownership of the DES to the DSTC again after completing the initialization of the DES.



If details of a transfer defined in a DES are fixed, and the CPU has to reuse details of the DES, setting DV to "11" grants the ownership of the DES to the DSTC. In this situation, since the DES close process is not executed after the transfer, the process of CPU transferring the ownership of the DES again can be omitted. After specified times (ORM×IIN) of transfer have ended, if a new Start Trigger is issued, transfers of the same details as the previous ones are started.

With DV set to 11, since the DSTC keeps having the ownership of the DES and does not return it to the CPU, the transfer becomes an infinite loop process. To escape from the infinite loop of transfer, set DV to "10" to return to CPU the ownership of the DES that has been transferred to the DSTC when DV was set to "11".

The CPU can update the DES if DV is set to 00. If DV is set to 01, 10 or 11, the CPU cannot update details of the DES area other than DV while the DSTC is executing the transfer according to that DES.

If DV[1] is set to 1, the DSTC reuses the values of the DES after executing ORM×IIN times of transfer. Therefore, specific restrictions on reloading the transfer counter and transfer address are added. If DV[1] is set to 1 and the settings of the DES make the values of DES1, DES2 and DES3 not return to their respective values, the DSTC notifies the CPU a DES open error. For details, see "3.2.8 MONERS Register".

ST[1:0]

ST(Status)[1:0] of DES0 is for the DSTC to notify the CPU of the transfer end status. Table 3-10 shows data the DSTC writes to ST in a DES close process.

Area Name	Name	Details
		After the transfer specified in a DES has ended, in a DES close process, the DSTC writes the end status value to ST.
DES0	ST[1:0]	00: The transfer has ended normally. 01: The transfer has ended abnormally because an error occurred at a transfer source access.
		10: The transfer has ended abnormally because an error occurred at a transfer destination access.11: The transfer has ended abnormally because a transfer compulsory stopped by standby transition command is issued from CPU.

Table 3-10 Content of ST Notification

If a transfer ends abnormally due to a DES access error or a DES open error, the DSTC does not execute a DES close process and does not write data to ST because the DSTC cannot access the DES area. Such error notifications are executed according to the MONERS Register of the DSTC but not ST of the DES. For details, see 3.2.8 MONERS Register.

PCHK[3:0]

PCHK[3:0] (Parity Check) sets the parity (to be called equation below) of the DES0 area.

PCHK[3:0] != (DES0[27:24] ^ DES0[23:20] ^ DES0[19:16] ^ DES0[15:12] ^ DES0[11:8] ^ DES0[7:4])

If data in the DES area is corrupted by an event like a runaway of the CPU, the DSTC may start an unintended transfer. The parity check function is installed in DES0 to prevent the above from occurring. The CPU sets the parity of DES0 to PCHK when building the DES for the first time. The DSTC checks the consistency between the values of PCHK and those of DES0 in the DES open process. If a parity error occurs, the DSTC notifies the CPU of a DES open error and does not execute the transfer. For details, see 3.2.8 MONERS Register.



ACK[1:0]

ACK[1:0] (Acknowledge) sets the value for adjusting the timing of DSTC outputting the DMA transfer request acknowledge signal to a peripheral device when the HW transfer is used.

If the HW transfer is used, set ACK to 01 for a DES to be directly started by the HW Start from a peripheral device. For other DES (the DES started by the Chain Start from the HW transfer, the DES used in the SW transfer, and the DES started by the Chain Start from the SW transfer), set ACK to 00.

DMSET

The DMSET (DMA request mask set) provides a function that sets the DQMSK[n] Register and masks a DMA transfer request signal from a peripheral during the period between the time at which the DSTC finishes the DES close process and the time at which the CPU finishes rebuilding the DES. For details, see " 3.2.4 Control of HW Transfer".

If the HW transfer is used, the DMA transfer request signal (DREQ) from a peripheral is negated by the DMA transfer request acknowledge signal (DACK) after the transfer has ended. However, depending on peripherals, the DREQ is asserted at the following transfer request regardless of the status of the DSTC. If the DREQ is asserted during the period between the time at which the DSTC finishes the DES close process and the time at which the start of the next transfer is ready (rebuilding the DES), the DSTC notifies the CPU of a DES open error because the start of the next transfer is not ready. In this situation, setting the DMSET bit in Descriptor 0 to 1 can prevent the DSTC from notifying the CPU of a DES open error, and can suppress the start of an HW Start transfer until the completion of rebuilding a DES.

Figure 3-4 shows an operation example.

If DMSET = 1 in the DES0 that is processed by the HW transfer directly from a peripheral, or that is started by the Chain Start from HW transfer, when the DES close process is executed, the bit corresponding to HW channel in the DQMSK[n] register is set to 1. (*1 in Figure 3-4) After that channel bit has been set to 1, the DSTC does not recognize the DREQ[n] signal, and does not notify the CPU of the DES open error. After the CPU has rebuilt the DES (*2 in Figure 3-4) and the next transfer is ready, the CPU clears the channel bit in the DQMSK[n] Register. (*3 in Figure 3-4) After the CPU has cleared the channel bit in the DQMSK[n] Register, the DSTC recognizes the DREQ[n] signal. A new transfer is started according to the DES rebuilt by the CPU.

Rebuild DES for new transfer (*2)

Clear DQMSK[n] (*3)

DREQ[n]

Transfer operation

DQMSK[n]

DES close, set DQMSK[n] (*1)

Figure 3-4 Using DMSET to Suppress Transfer Start




3.2 Control Functions of DSTC

This section explains the control functions of the DSTC.

3.2.1 DSTC internal Block Diagram

Figure 3-5 illustrates the connection between control blocks and control registers (shaded rectangles) in the DSTC that can be accessed from the CPU. The CPU starts DSTC transfer and controls end notifications via accesses to control registers. The following sections explain the operations of each block and the function overview of each register shown in the DSTC internal block diagram. For details of register functions, see "5. Registers and Descriptors of DSTC".



3.2.2 DESTP Register

The DESTP (DES top address) Register is a register specifying the start address of the DES area on the memory. Specify the start address when doing the initial settings. The DSTC refers to the DES located at the address of "DESTP + DESP" and executes a transfer.

3.2.3 Control of SW Transfer

To issue a Start Trigger of the SW Transfer, write the DESP value of the DES to be started to SWDESP (Software DES pointer) in the SWTR (Software trigger) Register. If a Chain Start is executed during the SW Transfer, SWDESP is updated by the DSTC to the value of DESP used in the Chain Start. The value of SWDESP is sent to Arbiter 2 in Figure 3-5 as a transfer request.

The SWREQ (Software request) bit in the SWTR Register is a read-only bit indicating whether the execution of the SW Transfer is pending, or the SW Transfer as well as the Chain Start transfer are being executed. A write access (Start Trigger) to the SWTR Register sets the SWREQ bit to 1. If the SW Transfer ends normally, abnormally, or is waiting for a Start Trigger, SWREQ is reset to 0.

A SW Start trigger can be issued only after the current SW Transfer has ended. If the SWREQ bit is 1, a write access to the SWTR Register is ignored.

The SWST (Software status) bit in the SWTR Register is a read-only bit for sending the SW transfer end notification to the CPU. In the interrupt flag set is specified in the CHRS in the DES of SW Transfer, or in the DES started by the Chain Start from the SW Transfer. If the SW Transfer ends normally, SWST is set to 1. SWST can be cleared to 0 by sending the SWCLR command to the CMD Register.

If the SWST bit has been set to 1, the SWINT interrupt can be enabled by writing 1 to the SWINTE bit in the CFG Register. In the case of (SWINTE==1) & (SWST==1), the SWINT interrupt signal for the NVIC is asserted.



3.2.4 Control of HW Transfer

If a peripheral makes a transfer request (assertion of DREQ[n]), the DSTC starts the HW Transfer. The DSTC controls the HW Transfer on a transfer channel using the following registers whose number corresponds to the number of transfer channels. The CPU does the initial settings of those registers before a peripheral makes a transfer request. In addition, the CPU clears registers according to the progress of a transfer.

DREQENB[n] Register

The DREQENB[n] (DMA request enable) Register determines whether HW channel n is used in the initial settings. Write 1 to the DREQENB[n] Register to use HW channel n. Write 0 to the DREQENB[n] Register to not use HW channel n. If the DREQENB[n] Register is 0, the interrupt signal (DREQ[n]) of a peripheral connected to the DSTC is ignored. The value of the DREQENB[n] Register is not modified by the DSTC. The value of the DREQENB[n] Register determines which of the interrupt signal from a peripheral and HWINT[n] from the DSTC is selected as an interrupt signal connected to the NVIC. For its details, see "2 DSTC Operations Overview and DSTC System Configuration".

DQMSK[n] Register and DQMSKCLR[n] Register

The DQMSK[n] (DMA request mask) Register is a read-only register. This register is 1 indicates that the HW Start request (DREQ[n]) to the DSTC is being suppressed. If one of the following conditions is met, the DSTC sets DQMSK[n] to 1 and suppresses the transfer request of the HW channel corresponding to DQMSK[n].

- A transfer error has occurred at a HW Transfer on HW channel n.
- The CPU has issued a standby transition command to the CMD Register.
- DMSET in the DES for the transfer on HW channel n is 1 and the DSTC has executed a DES close process.

After the CPU has rebuilt the DES and the HW transfer has become ready to start, the suppression of the HW Start transfer request to the DSTC can be released by the CPU. If 1 is written to the DQMSKCLR[n] (DMA request mask clear) Register, the DQMSK[n] Register is cleared to 0 and the succeeding HW transfer request (DREQ[n]) is recognized.

HWDESP[n] Register

The HWDESP[n] (Hardware DES pointer) Register sets the DESP of the DES that the DSTC refers to and executes at a transfer request of HW channel n. Set this register before making an HW transfer request.

If an HW Start trigger is issued, the DSTC starts a transfer referring to the DES of the DESP set in the HWDESP[n] Register. The DSTC stores the DESP value of the HWDESP[n] Register in HWDESPBUF in Figure 3-5 before using it. In a Chain Start, the value stored in HWDESPBUF is updated to the DESP value set after the Chain Start. The value of the HWDESP[n] Register cannot be modified by the DSTC. If HW Start requests of channel n are made successively, the DSTC uses the DESP value stored in HWDESPBUF, but not the DESP value of the HWDESP[n] Register. Therefore, if the values of the HWDESP[n] Register are modified via the CPU, invalidate the value stored in HWDESPBUF. The DESP value of HWDESPBUF can be invalidated by modifying the value of the RBDIS bit in the CFG Register. For its details, see 5.5 CFG Register.

HWINT[n] Register and HWINTCLR[n] Register

The HWINT[n] (Hardware transfer interrupt) Register is a read-only register for sending the HW transfer end notification to the CPU. The interrupt flag set is specified in the DES started by the HW Start, or CHRS in the DES started by the Chain Start after the DES started by the HW Start. If the HW transfer ends normally, HWINT[n] is set to 1. The HWINT[n] Register can be cleared to 0 by writing 1 to the HWINTCLR[n] Register. If the HWINT[n] Register is set to 1, the HW transfer completion interrupt signal from the DSTC (HWINT[n]) for the NVIC is asserted.



3.2.5 Arbitration of Transfer Requests

The DSTC arbitrates start triggers if multiple HW Start requests conflict with an SW Start request, and executes transfers sequentially. The arbitration of start requests are processed by two blocks, Arbiter 1 and Arbiter 2, shown in Figure 3-5. Below are details of arbitration.

Arbiter 1

The HW transfer request is arbitrated by Arbiter 1. If there are conflicting requests, Arbiter 1 uses the rotation method explained below to select a transfer start channel. After a bus reset, the smaller the channel number, the higher the priority is in the selection priority order.

highest priority 0,1,2,3,4,5,6,7,...,254,255 lowest priority

According to this priority order, for instance, if a request from channel 5 and another from channel 6 are made simultaneously, channel 5 is selected. Once a transfer channel is selected, its priority is rotated to the lowest. In the above example, as channel 5 is selected, the priority order is updated to the one below. highest priority 6,7,8,9,10,11,...,254,255, 0,1,2,3,4,5 lowest priority

According to this priority order, for instance, if a request from channel 5 and another from channel 6 are made simultaneously, channel 6 is selected. The rotation method enables multiple HW transfer requests to be processed equally.

Arbiter 1 refers to HWDESP[n] of channel n selected and notifies Arbiter 2 of the DESP of the DES used. In addition, if the Chain Start is used in the HW transfer, Arbiter 1 notifies Arbiter 2 of the updated DESP. After all Chain transfers have ended and the DSTC has started to wait for the next Start Trigger, Arbiter 1 notifies Arbiter 2 of the transfer request of the channel n selected.

Arbiter 2

Arbiter 2 selects which of the HW transfer request selected by Arbiter 1 and the SW transfer request is to be executed. If there are conflicting transfer requests, the DSTC selects a transfer request according to the probability set in the SWPR (Software transfer priority) bits in the CFG Register and starts the transfer engine. Table 3-11 shows the settings of the SWPR bits in the CFG Register and the probability of the SW transfer acquiring the transfer right.

Area Name	Name	Details
CFG	SWPR[2:0]	In the arbitration of Arbiter 2, if the SW transfer request conflicts with the HW transfer request, Arbiter 2 specifies the probability of the SW transfer acquiring the transfer right. 000: Sets the priority of the SW transfer to the highest priority. (If an SW transfer request is made while an HW transfer is in progress, the SW transfer starts after the HW transfer has ended.) 001: Sets the probability of the SW transfer acquiring the transfer right to 1/2. 010: Sets the probability of the SW transfer acquiring the transfer right to 1/3. 011: Sets the probability of the SW transfer acquiring the transfer right to 1/15. (Initial value) 101: Sets the probability of the SW transfer acquiring the transfer right to 1/31. 110: Sets the probability of the SW transfer acquiring the transfer right to 1/63. 111: Sets the priority of the SW transfer to the lowest priority. (The SW transfer starts only when there is no HW transfer request.)

Table 3-11 Details of CFG:SWPR[2:0]


Example of Arbiter Operation

Figure 3-6 shows an operation example. The horizontal axis in the figure is the time axis. The figure illustrates the order of granting the transfer right to different transfer requests during the arbitration by the DSTC. There are three transfer sources: HW channel A transfer, HW channel B transfer and SW transfer. The HW[A] transfer and the HW[B] transfer are connected in a Chain transfer by two DES; SW transfers are connected in a Chain transfer by three DES. The SWPR bits in the CFG Register are set to 001 (probability of SW transfer: 1/2). No Chain lock is specified in any DES.

At timing (1), the respective transfer requests of HW[A] transfer, HW[B] transfer and SW transfer are made simultaneously. Arbiter 1 arbitrates the conflict between HW[A] transfer and HW[B] transfer. Arbiter



1 selects one from HW[A] transfer and HW[B] transfer according to the preceding rotation status. The following description assumes that Arbiter 1 has selected HW[A] transfer. Arbiter 2 arbitrates the conflict between HW[A] transfer and SW transfer. Arbiter 2 selects one from HW[A] transfer and SW transfer according to the preceding rotation status. The following description assumes that Arbiter 2 has selected HW[A] transfer. The transfer engine of the DSTC starts the transfer of 1st-DES of HW[A].



At timing (2), the transfer of HW[A] 1st-DES ends. A Chain Start request of HW[A] 2nd-DES is made. (The request of HW[B] is held until there is no more Chain Start of HW[A].) Arbiter 1 requests Arbiter 2 for 2nd-DESP of HW[A]. Arbiter 2 arbitrates the conflict between HW[A] transfer and SW transfer. As the probability for SW transfer is 1/2, and Arbiter 2 has selected HW[A] transfer at timing (1), Arbiter 2 selects SW 1st-DES transfer.

At timing (3), the transfer of SW 1st-DES ends and the Chain Start request of SW 2nd-DES is made. Arbiter 2 arbitrates the conflict between HW[A] 2nd-DES transfer and SW-2ndDES transfer. As the probability for SW transfer is 1/2, and Arbiter 2 has selected SW transfer at timing (2), Arbiter 2 selects HW[A] 2nd-DES transfer.

At timing (4), the transfer of HW[A]-2ndDES ends. Arbiter 1 makes a request for transferring HW[B] 1st-DES to Arbiter 2. Arbiter 2 arbitrates the conflict between HW[B] 1st-DES transfer and SW 2nd-DES transfer, and then selects SW 2nd-DES transfer.

At timings (5), (6) and (7), Arbiter 2 executes the same arbitration operations and selects HW[B] 2nd-DES transfer and SW 3rd-DES transfer.

As explained above, SW transfer may be executed during the Chain transfer of HW transfer, and HW transfer during the Chain transfer of SW transfer. During the Chain transfer of HW transfer, no HW transfer on any other channel is executed. If the Chain lock has been specified in the DES, regardless of the setting of the SWPR bits in the CFG Register, after the transfer of that DES has been executed, the transfers of the DES in the Chain Start are always executed successively.

In the above example, as the probability is set to 1/2 in the SWPR bits in the CFG Register, one SW transfer is executed in every two transfers. Taking account of the number of HW transfer channels of the DSTC to be used simultaneously, the number of Chains in the DES, the transfer data size in each transfer, etc., select an appropriate value for the SWPR bits in the CFG Register. The value of the SWPR bits in the CFG Register can be modified even when the DSTC is executing a transfer. After the value of the SWPR bits in the CFG Register has been modified, it is applied from the next SW Start Trigger.



3.2.6 Read Skip Buffer Function

The transfer engine of the DSTC refers to the transfer information of the DES on the memory while executing a transfer. If all transfers do not end in one Start Trigger, the DSTC writes back to each DES the number of executed transfers of a DES and transfer addresses. If a transfer address is fixed or does not need to be updated, the DSTC skips the write-back process. At the next Start Trigger, the DSTC continues executing transfers according to updated DES information.

Since it takes time for the DSTC to refer to the DES at every Start Trigger, the DSTC has the read skip buffer function as shown in Figure 3-5. The DSTC stores in its internal read skip buffer the transfer information in the DES that the DSTC has read. If the next Start Trigger refers to the same DESP as the current Start Trigger, the DSTC does not refer to the DES on the memory, but uses the values in the read skip buffer to execute the transfer to increase the processing speed.

The read skip buffer function can be enabled and disabled by using the RBDIS bit in the CFG Register. In practice, to increase the transfer speed, enable the read skip buffer function. If "1" is written to the RBDIS bit in the CFG Register to disable the read skip buffer function, always refer to the DES directly on the memory.

In the case of stopping the transfer operation of the DSTC (infinite loop out) by modifying the value of DV in DES0 via the CPU to "10", after modifying the value of DV in DES0, invalidate the DES information stored in the read skip buffer by writing "1" to the RBDIS bit in the CFG Register. As long as the read skip buffer function remains enabled, the DSTC may skip referring to the DES and not be able to recognize any change in the value of DV by the CPU. For its details, see "5.5 CFG Register".

3.2.7 Operation of the Transfer End

If the DSTC ends a transfer normally, according to details of the DES, it executes the Chain Start, sets the interrupt flag (SWTR:SWST or HWINT[n]) and the DES close process.

If a transfer error occurs, a transfer is interrupted immediately. This interruption of a transfer is called error end. In an error end, the DSTC does not execute the Chain Start. In addition, the DSTC does not set the interrupt flag (SWTR:SWST or HWINT[n]), but records details related to the occurrence of the error in the MONERS Register instead. Details of the error determine whether the DSTC executes the DES close process.

In an HW Transfer, if a transfer error occurs, the DSTC sets the DQMSK[n] Register corresponding to the channel on which that transfer error has occurred, and suppresses future HW transfer requests on that channel.

Since details of the DES in which an error has occurred remain the same as they were during the transfer, before starting a new transfer, rebuild the DES area with the CPU.



3.2.8 MONERS Register

If a transfer error occurs, details of that error are recorded in the MONERS Register. Table 3-12 shows details the MONERS Register displays.

Table 3-12 Details of MONERS

Area Name	Name	Details
		Indicate details of an error that has occurred.
		000: No error has occurred.
		001: Source access error
	EST[2:0]	010: Destination access error
	L31[2.0]	011: Transfer compulsory stop error by standby transition command.
		100: DES access error
		101: DES open error
		Value other than the above: Undefined
		This bit indicates whether a double error has occurred.
MONERS	DER	0: Indicates that no double error has occurred.
WONLKS		1: Indicates that a double error has occurred.
		Indicates whether the DSTC is in the error stop state.
	ESTOP	0: Indicates that the DSTC is not in the error stop state.
		1: Indicates that the DSTC is in the error stop state.
		Indicates whether the DES that has caused an error has been started by the HW Start
		or by the SW Start.
	EHS	0: An error has occurred in a transfer started by the SW Start or by the Chain Start in
	LIIO	that SW Start.
		1: An error has occurred in a transfer started by the HW Start or by the Chain Start in
		that HW Start.
	ECH	Indicates the HW channel number if the DES that has caused an error has been
MONERS	2011	started by the HW Start.
	EDESP	Indicates the DESP of the DES that has caused an error.

Details of a transfer error that has occurred can be checked by referring to the MONERS Register. With the EST[2:0] bits in the MONERS Register indicating that an error has occurred, the ERINT interrupt can be enabled by writing 1 to the ERINTE bit in the CFG Register. If the ERINTE bit is set to 1, the ERINT interrupt signal for the NVIC is asserted. The values of the MONERS Register and the ERINT interrupt can be cleared by issuing an ERCLR command to the CMD Register. Details of errors that may occur are explained below.

DES Access Error

If one of the following events occurs while the DSTC is referring to the DES area of DESTP+DESP, the DSTC ends a transfer in the form of error end (DES access error). The DSTC sets MONERS:EST to 100. At a DES access error, the DSTC does not execute the DES close process.

- The DES area address value calculated overflows (out of the range of 0x00000000-0xFFFFFFFF).
- The DSTC receives a bus error response from the system when accessing a DES area.

DES Open Error

After the DSTC has referred to the area of DESTP+DESP, if the value of DES0 or DES1 meets one of the following conditions, the DSTC regards that as an abnormal DES specified value, and ends a transfer in the form of error end (DES open error). The DSTC sets MONERS:EST to "101". At a DES open error, the DSTC does not execute the DES close process.

- DV[1:0]==00 (No DES ownership)
- PCHK[3:0] != (DES0[27:24] ^ DES0[23:20] ^ DES0[19:16] ^ DES0[15:12] ^ DES0[11:8] ^ DES0[7:4]) (DES0 parity error)



- One of the two bits of the reserved area of DES0 is 1. (abnormal specified value)
- TW[1:0]==11 (abnormal specified value)
- CHRS[5:4]==11 (abnormal specified value)
- (CHRS[5]==0) &&(CHRS[3]==0)&&(CHRS[1]==0) &&(CHLK ==1) (abnormal Chain setting)
- (MODE==0) && (CHRS[1:0] != 00) (abnormal setting)
- (MODE==0)&&(ORM==0x0000) && (IIN≥0x2000) (Out of allowed count value range in mode 0)
- (MODE==0)&&(ORM≥0x8000) && (IIN≥0x4000) (Out of allowed count value range in mode 0)
- (MODE==0)&&(ORM≥0x4000) && (IIN≥0x8000) (Out of allowed count value range in mode 0)
- (MODE==0)&&(ORM≥0x2000) &&(IIN==0x0000) (Out of allowed count value range in mode 0)
- (MODE==1)&&(IIN!=0x00)&&(IRM==0x00) (Out of allowed count value range in mode 1)
- (MODE==1)&&(IIN!=0x00)&&(IRM>IIN) (Out of allowed count value range in mode 1)
- (MODE==0)&&(DV[1]==1)&&(ORL[0]==0)&& (ORM!= 0x0001) (abnormal counter reload setting)
- (MODE==1)&&(DV[1]==1)&&(ORL[0]==0)&& (ORM != 0x0001) (abnormal counter reload setting)
- (MODE==1)&&(DV[1]==1)&&(ORL[0]==0) && (IRM != 0x01) (abnormal counter reload setting)
- (MODE==1)&&(DV[1]==1)&&(ORL[0]==0)&& (IIN != 0x01) (abnormal counter reload setting)
- (DV[1]==1)&&(SAC[0]==0)&&(ORL[1]==0) (abnormal transfer source address reload setting)
- (DV[1]==1)&&(DAC[0]==0)&&(ORL[2]==0) (abnormal transfer destination address reload setting)

Source Access Error

If one of the following events occurs while the DSTC is accessing the transfer source address area, the DSTC ends a transfer in the form of error end (source access error). The DSTC sets MONERS:EST to 001. At the same time, the DSTC writes 01 to DES0:ST and executes the DES close process.

- The specified transfer source start address value (SA) is unaligned to TW.
- The transfer source address value having undergone increment calculation or decrement calculation overflows.
- The DSTC receives a bus error response from the system.

Destination Access Error

If one of the following events occurs while the DSTC is accessing the transfer destination address area, the DSTC ends a transfer in the form of error end (destination access error). The DSTC sets MONERS:EST to 010. At the same time, the DSTC writes 10 to DES0:ST and executes the DES close process.

- The specified transfer destination start address value (DA) is unaligned to TW.
- The transfer destination address value having undergone increment calculation or decrement calculation overflows.
- The DSTC receives a bus error response from the system.

Transfer Compulsory Stop Error

If the DSTC receives a standby transition command from the CPU while executing a transfer, it ends the transfer (transfer compulsory stop error). The DSTC sets MONERS:EST to 011. At the same time, the DSTC writes 11 to DES0:ST and executes the DES close process.

DER Function and ESTOP Function

If a transfer error occurs, the transfer of the DES that has caused the transfer error is interrupted and ended. After the transfer has been ended, if there is a transfer start request for another DES, the setting of the ESTE (error stop enable) bit in the CFG Register determines whether the DSTC starts the transfer requested in the transfer start request.

In the case of CFG:ESTE = 0, if there is a new transfer request after a transfer error has occurred, the DSTC starts the transfer for that new transfer request. The MONERS Register records error information and keeps it until the register is cleared by the CPU. While the MONERS Register is keeping error



information (EST ≠ 000), if a transfer caused by another transfer request ends due to an error, the DSTC sets the DER (double error) bit to 1. The DER bit is a bit that indicates a double error has occurred. As for the second error, the DSTC notifies the CPU of only its occurrence. The MONERS Register keeps only the information of the first error, but does not keep details of the second error. Moreover, the MONERS Register does not record any error that occurs after the second error.

With CFG:ESTE set to 1, if a transfer error occurs, the DSTC transits to the error stop state. After transiting to the error stop state, the DSTC holds other transfer requests and no longer starts any transfer. That the ESTOP bit in the MONERS Register is set to 1 indicates that the DSTC is in the error stop state. If the CPU issues an ERCLR command to the CMD Register, the DSTC is released from the error stop state and starts transfers according to transfer requests it has been keeping.

3.2.9 Standby Function

To reduce power consumption, the DSTC has a function (standby function) for stopping the internal clocks of the DSTC to make the DSTC stop operating. The state of the DSTC can be switched by the standby transition command and standby release command issued to the CMD Register. Figure 3-7illustrates the operations executed in the issue of the standby transition command and in the state transition of the DSTC.




Figure 3-7 DSTC Standby State Transition Diagram

The DSTC has four states: standby state, transition state 1, normal state and transition state 2. The state of the DSTC can be checked by reading the value of the CMD Register via the CPU.

Upon a bus reset, the initial state of the DSTC is the standby state. If the CPU issues a standby release command (writing 0x04) to the CMD Register, the DSTC transits to the transition state 1 and then to the normal state.

In the normal state, if the CPU issues a standby transition command (writing 0x08) to the CMD Register, the DSTC transits to the transition state 2 to wait for a transfer to end.



In the transition state 2, if the DSTC does not execute any transfer, it immediately transits to the standby state. But, if the DSTC executes a transfer, it transits to the standby state after that transfer has been compulsorily ended.

If a transfer is ended by issuing a standby transition command, the DSTC writes 11 (compulsory end code) to ST of the DES for that transfer to execute the DES close process. In addition, the EST bits in the MONERS Register are set to 011. If the DSTC receives both HW transfer and SW transfer, it executes the DES close processes for both transfers.

In addition, if the CPU issues a standby transition command to the DSTC, the DSTC executes the following processes at the same time.

- The DSTC negates the SWINT interrupt signal and clears SWTR:SWST.
- The DSTC clears all HWINT[n] Registers and negates all HWINT[n] interrupt signals.
- The DSTC negates the ERINT interrupt signal.
- The DSTC sets all DQMSK[n] Registers to suppress the HW transfer request.

Though the issue of a standby transition command negates the ERINT interrupt signal, the values of the MONERS Register remain unchanged. Therefore, if a transfer has been compulsorily stopped by a standby transition command, the information of that transfer can still be checked by reading the MONERS Register. In addition, the error record in the MONERS Register can be cleared only when the DSTC is in the normal state. After a standby release command has made the DSTC return to the normal state, clear the MONERS Register with the ERCLR command.

The initial values of all bits in the DQMSK[n] Register after a bus reset are 0. If a standby transition command is issued, all bits in the DQMSK[n] are set to 1. To start an HW transfer after the DSTC has returned to the normal state, clear the DQMSK[n] to be used for that HW transfer after finishing the setup of a peripheral and rebuilding the DES.

Table 3-13 shows the accessibility of each control register in each state of the DSTC. "O" indicates that register is accessible. "-" indicates that the access to that register is ignored by the DSTC and does not function. "X" indicates that the process result becomes undefined depending on the change in the state of the DSTC. It is prohibited to execute an access marked with "X".

In the standby state, transition state 1 and transition state 2, writing a value to SWTR:SWDESP cannot start a new SW Transfer (the write access to the SWTR Register is ignored).

Table 3-13 Accessibility of Each Control Register in Each State of the DSTC

Register Name	Register Access	Stand-by State	Normal State	Transition State 1, 2
CMD Register	CMD Register read	О	О	О
	Standby release command (write)	О	-	-
	Standby transition command (write)	-	О	-
	SWCLR / ERCLR / MKCLR Command (write)	-	О	Х
HWDESP[n]	Read access	-	О	Х
Register	Write access	-	О	Х
Other control registers	Read access	О	О	0
	Write access	-	0	Х




3.3 Operation Flows of DSTC

This section explains the operation of the DSTC with flow charts.

3.3.1 SW Transfer Flow

The operations the DSTC executes after receiving an SW Start Trigger from the CPU are explained below. Figure 3-8 shows a flow chart of the operations of the DSTC. Numbers in the figure correspond to those used in the explanation after the figure.

Figure 3-8 DSTC Operation Flow (SW Transfer)





- #1 Start the SW Start transfer from a write access to the SWTR Register from the CPU.
- #2 If the SWTR Register, the MONERS Register and the CMD Register are (SWTR:SWREQ==0)&&(MONERS:ESTOP==0)&&(CMD==00), the DSTC proceeds to #3. Otherwise the DSTC proceeds to #26.
- #3 Set "1" to SWTR:SWREQ and clear SWTR:SWST to 0. Store the specified value in SWTR:SWDESP.
- Processes explained in #4 to #15 are details of operations of Arbiter 2 and processes in other HW Transfer.
- #4 If other HW Transfer is being executed, the DSTC proceeds to #8. Otherwise the DSTC proceeds to #5.
- #5 Determine whether the SW Transfer or the HW Transfer has higher priority according to the setting of the SWPR bit in the CFG Register. If the SW Transfer has higher priority, the DSTC proceeds to #16. Otherwise the DSTC proceeds to #6.
- #6 If there is other HW Transfer request, the DSTC proceeds to #7. Otherwise the DSTC proceeds to #16.
- #7 Start data transfer for that HW Transfer.
- #8 Until that HW Transfer has completed the DES, the DSTC keeps waiting for the start of the execution of the SW Transfer which is issued in #1.
- #9 If that HW Transfer has ended in the form of error, the DSTC proceeds to #12. Otherwise the DSTC proceeds to #10.
- #10 If there is a Chain Start transfer in that HW Transfer, the DSTC proceeds to #11. Otherwise the DSTC proceeds to #5.
- #11 If the Chain Start transfer in that HW Transfer is locked, the DSTC proceeds to #7. Otherwise the DSTC proceeds to #5.
- #12 If CFG:ESTE is 0, the DSTC proceeds to #13. Otherwise the DSTC proceeds to #14.
- #13 If there has been no error record (EST[2:0] = 000) in the MONERS Register, the MONERS Register records the error information of the DES of the HW Transfer that has caused an error. If there is an error record (EST[2:0] ≠ 000), the DSTC sets the DER bit to 1. The DSTC proceeds to #5.
- #14 The same process as #13 is executed. At the same time, the ESTOP bit in the MONERS Register is set to 1. The DSTC proceeds to #15.
- #15 The DSTC is holding the start of the execution of the SW Transfer which is issued in #1 while the ESTOP bit is 1. If an ERCLR command is issued by the CPU to the CMD Register and the ESTOP bit is cleared to 0, the DSTC proceeds to #5.
- #16 The flow inside the bold box shows the transfer operations of the DSTC according to the DES specified in DESP. For details of the flow inside the bold box, see section Operation Flow after Specifying of DESP. In the case of the SW Start transfer, the DSTC executes the transfer according to the DES specified in SWDESP. After the transfer has been processed, the operation of the DSTC branches to one of the five operations shown in Figure 3-10.
- #17 In the case of a Chain Start, the DSTC updates the value of SWTR:SWDESP.
- #18 If CHLK is 1, the DSTC proceeds to #16 and successively executes the transfers started by the Chain Start. Otherwise the DSTC proceeds to #5.
- #19 If the transfer ends normally and there is an interrupt flag set instruction, the DSTC executes the processes in #19. The DSTC clears SWTR:SWREQ to 0 and sets SWTR:SWST to 1.
- #20 If the transfer ends normally and there is no interrupt flag set instruction, the DSTC executes the processes in #20. The DSTC clears SWTR:SWREQ to 0.



- #21 The DSTC ends the transfer caused by the SW Start trigger in #1. The DSTC waits for either a new Start Trigger or a succeeding Start Trigger. The DESP of the DES whose transfer has ended is kept in SWTR:SWDESP.
- #22 If that SW Start transfer has ended in the form of error and CFG:ESTE is 0, the DSTC proceeds to #23. Otherwise the DSTC proceeds to #24.
- #23 If there has been no error record in the MONERS Register, the MONERS Register records the error information of the DES of the SW Start transfer that has caused an error. If there is an error record, the DSTC sets the DER bit to 1. The DSTC clears SWTR:SWREQ to 0.
- #24 The same process as #23 is executed. At the same time, the ESTOP bit in the MONERS Register is set to 1, and the DSTC holds the start of the transfer of other HW Transfer.
- #25 The transfer caused by the SW Start Trigger in #1 ends in the form of error. SWTR:SWST is not set to 1 regardless of the value of CHRS. The DSTC waits for a new Start Trigger.
- #26 In a write access to the SWTR Register from the CPU as explained in #1, if the condition in #2 is not fulfilled, the DSTC ignores the write access to the SWTR Register. The DSTC does not accept the SW Start request.

Additional Information on Controlling DSTC in SW Transfer

If the condition in #2 is not fulfilled, meaning that the SW Start transfer instruction has been executed before #2, and that transfer has not ended (SWREQ \neq 0) or the DSTC is not in the normal state (CMD \neq 00) or the DSTC is in the error stop state (ESTOP \neq 0), the DSTC ignores the new SW Start request from the CPU and does not accept it.

Pay attention to this behavior of the DSTC especially when using the DSTC with CFG:ESTE set to 1. If the DSTC has stopped for an error due to another HW Transfer, any new SW Start request (write access to a register) is ignored, and SWREQ is not set to 1. Therefore, if the DSTC reads 0 from the SWREQ bit in the SWTR Register after making a write access to the SWTR Register, it cannot determine whether an SW Start request has been ignored or a transfer has ended. Moreover, if using the DSTC with CFG:ESTE set to 1, in an SW Transfer, set DES0:CHRS to a value that when the DSTC does not execute the Chain Start, always sets SWTR:SWST to 1. With DES0:CHRS set in this way, after a write access has been made to the SWTR Register, that both SWREQ bit and SWST bit read 0 indicates that no transfer request has been accepted. If a transfer request has been accepted, since either SWREQ bit or SWST bit is 1, the DSTC can determine whether an SW Start transfer has been ignored or a transfer has ended.

If the SWINT interrupt signal has been asserted by using the SWST bit, clear the SWST bit to 0 by issuing an SWCLR command during interrupt processing. Even if the SWST bit is not cleared to 0, a new SW Start request can be made by making a write access to the SWTR Register. However, in the process explained in #3, the SWST bit is always cleared to 0 and the SWINT interrupt signal is negated.

In #4, if other HW Transfer is being executed or the Chain Start in that HW Transfer has been locked, it may take time to start an SW Transfer even if it has a high priority.



3.3.2 HW Transfer Flow

The operations the DSTC executes after receiving an HW Start Trigger from a peripheral are explained below. Figure 3-9 shows a flow chart of the operations of the DSTC. Numbers in the figure correspond to those used in the explanation after the figure.

#1 Start HW[0] transfer #1 Start HW[1] transfer #1 Start HW[255] transfer (DREQ[0] asserted from peripheral) (DREQ[1] asserted from peripheral) (DREQ[255] asserted from peripheral) #2 (DREQENB[0]==1) && (DQMSK[0]==0) &&(MONERS:ESTOP==0)? #2 (DREQENB[1]==1) && (DQMSK[1]==0) &&(MONERS.ESTOP== Ν #2 (DREQENB[255]==1) && (DQMSK[255]==0) &&(MONERS:ESTOP==0 ·=0)? Υ. Υ. Y, #3 Select HW transfer channel [n] by Arbiter1 HWDESPBUF <= HWDESP[n] reg. (if need) (B) #9 Waiting until SW Running SW transfer? transfer chaining timing N #14 MONERS <= SW error information -(A) SWTR:SWREQ <= 0 #10 SW transfer (CFG:ESTE==0)? error? N Ν MONERS <= SW error information SWTR:SWREQ <=0 MONERS:ESTOP <=1 #11 chain? #16 (MONERS:ESTOP==1)? ا ≻(A) #12 SW transfer chain lock? (A) #8 Start next SW transfer + (B) #7 Is there SW HW priority > SW priority?
by CFG:SWPR ansfer request Ν (C) MONERS <= HW[n] error information DQMSK[n] <= 1 #22 (CFG:ESTE==0)? Transfer error end Data transfer by DES@HWDESPBUF Out of Infinity loop end MONERS <= HW[n] error information Ν DQMSK[n] <= 1 MONERS:ESTOP <= 1 Transfer normal end without I.F. set Transfer normal end Branch HW[n] transfer error end (Wait next trigger) Chain start trigger Please see Figure 3-10. #21 HW[n] transfer normal end #20 HWINT[n] <=1 #18 Update DESP for chain #19 (CHLK==1)? (C) (Wait next trigger) HWDESPBUF <= next ŲN (A)

Figure 3-9 DSTC Operation Flow (HW Transfer)



- #1 The DSTC starts the HW Transfer from the assertion of the DREQ[n] signal from a peripheral.
- #2 If the DREQENB[n] Register, the DQMSK[n] Register and the MONERS Register are (DREQENB[n]==1)&& (DQMSK[n]==0) &&(MONERS:ESTOP==0), the DSTC proceeds to #3. If the DQMSK[n] Register or ESTOP Register is set to 1, the DSTC ignores the DREQ[n] signal from a peripheral and holds the start of the HW Transfer.
- #3 Processes in #3 are processes to be executed by Arbiter 1. In the case of transfer requests from multiple HW channels, the DSTC selects the number of the HW channel (n) on which it executes a transfer. The DSTC keeps the transfer requests from other channels until the transfer on the HW[n] selected ends normally or ends due to an error and the DSTC starts waiting for a Start Trigger.
- #4 Based on the channel number (n) selected, store the DESP value of the HWDESP[n] Register in HWDESPBUF. If the channel number is the same as the one in the previous reference, and the value of HWDESPBUF is valid, it is skipped to refer to the HWDESP[n] Register.

Processes explained in #5 to #16 are details of operations of Arbiter 2 and processes in other SW Transfer. The DSTC executes the same processes as #4 to #15 in SW Transfer flow. If there is a SW Start request and that SW Transfer has a high priority, or if the Chain Start in that SW Transfer has been locked, the DSTC executes that SW Transfer first. In addition, if that SW Transfer ends in the form of error, the DSTC records the error information of the SW Transfer in the MONERS Register. If the ESTOP bit is set to 1 due to the error end of the SW Transfer, the DSTC holds the transfer start of HW[n].

- #17 The flow inside the bold box shows the transfer operations of the DSTC according to the DES specified in DESP. For details of the flow inside the bold box, see section Operation flow after specifying of DESP. In the case of the HW Transfer, the DSTC executes the transfer according to the DES specified in HWDESP. After the transfer has been processed, the operation of the DSTC branches to one of the five operations shown in Figure 3-10.
- #18 In the case of a Chain Start, the DSTC updates HWDESPBUF.
- #19 If CHLK is 1, the DSTC proceeds to #17 and successively executes the transfers started by the Chain Start. Otherwise the DSTC proceeds to #6.
- #20 If the transfer ends normally and there is an interrupt flag set instruction, the DSTC sets HWINT[n] to 1.
- #21 The DSTC ends the transfer caused by the HW Start trigger in #1. The DSTC waits for either a new Start Trigger or a succeeding Start Trigger. If the DSTC keeps the HW Start Trigger for other channel in #3, Arbiter 1 selects the channel on which a transfer is to be executed and the DSTC proceeds to #4.
- #22 If that HW Start transfer has ended in the form of error and CFG:ESTE is 0, the DSTC proceeds to #23. Otherwise the DSTC proceeds to #24.
- #23 If there has been no error record in the MONERS Register, the MONERS Register records the error information of the DES of the HW Transfer being executed. If there is an error record, the DSTC sets the DER bit to 1. In addition, the DSTC sets the DQMSK[n] Register to 1 to suppress future transfer requests from HW channel n.
- #24 The same process as #23 is executed. At the same time, the ESTOP bit in the MONERS Register is set to 1, and the DSTC holds the start of other Start transfer.
- #25 The transfer caused by the HW Start Trigger in #1 ends in the form of error. The HWINT[n] Register is not set to 1 regardless of the value of CHRS. The DSTC waits for a new Start Trigger. If the DSTC keeps the HW Start Trigger for other channel, Arbiter 1 selects the channel on which a transfer is to be executed and the DSTC proceeds to #4.



3.3.3 Operation Flow after Specifying of DESP

The operations the DSTC executes after a DESP has been executed are explained below. Figure 3-10 shows a flow chart of the operations the DSTC executes after a DESP has been specified. Numbers in the figure correspond to those used in the explanation after the figure.

Figure 3-10 DSTC Operation Flow after Specifying of DESP #1 Start reference DESP #35 Force transfer stop #2 RSKB enable && Close DES DV <= 00 ST <= 11 DESP match)? DES read skip Set standby command from CPU N in running transfer operation (MONERS:EST <= 011) #3 Read DES0,1,2,3 #36 DES access error No close DES (MONERS:EST <= 100) #4 Access error? (¢) J N #37 DES Open error #5 DES open error? (MONERS:EST <= 101) ⊥N #42 Out of infinity loop #6 (DV==10)? Close DES DV <= 00 N ST <= 00 Clear RSKB
If ((HW[n] transfer) && (DMSET==1)) DQMSK[n]<=1 #7 (MODE==0)? N #8 Repeat IIN #43 Out of infinity loop end #13 Read transfer data from source area #9 Read transfer data from source area #38 Source access error Close DES DV <= 00 ST <= 01 N N (À) (MONERS:EST <= 001) #15 Write transfer data to destination area #11 Write transfer data to destination area #16 Access error? #12 Access error? #39 Destination access error (B) Close DES DV <= 00 ST <= 10 (MONERS:EST <= 010) Ν N #40 Clear RSKB #17 Done final transfer ? #27 Write back DES1.2.3 (if necessary) #41 Transfer error end Clear RSKB Read DES4,5,6 (Outer reload) Write back DES1,2,3 (if need) #28 Access error? #19 Access error? #29 Done Inner loop final transfer? N #20 DV==11? #32 (CHRS[1:0]==10) ||(CHRS[1:0]==11)? 30 (CHRS[3:2]==10) II (CHRS[3:2]==11)? N #21 Close DES DV <= 00 #31 (CHRS[3:2]==01)? #33 (CHRS[1:0]==01)? ST <= 00 If ((HW[n] transfer) && (DMSET==1)) Ν DQMSK[n]<=1 #23 (CHRS[5:4]=01)? #22 (CHRS[5:4]==10)?

(E)

#25 Transfer normal end

with interrupt flag set

#26 Transfer normal end

without interrupt flag set

(D)

#24 Chain start trigger



- #1 The DSTC starts its operation from referring to a DESP specified by Arbiter 2.
- #2 If the read skip buffer function is enabled (CFG:RBDIS = 0) and the DESP to which the DSTC refers is the same as the one it referred to, the DSTC skips referring to the DES in the memory area and proceeds to #7. Otherwise the DSTC proceeds to #3.
- #3, #4 The DSTC reads the DES in the area of DESTP+DESP specified. If an access error occurs in referring to the DES area, the DSTC proceeds to #36. Otherwise the DSTC proceeds to #5.
- #5 The DSTC checks details of the DES. If a DES open error occurs, the DSTC proceeds to #37.

 Otherwise the DSTC proceeds to #6. For details of the DES open error, see "3.2.8 MONERS Register"
- #6 If DES0:DV is 10, the DSTC proceeds to #42. Otherwise the DSTC proceeds to #7.
- #7 If DES0:MODE is 0, the DSTC proceeds to #8. Otherwise the DSTC proceeds to #13.
- #8 to #12 If mode 0 transfer has been specified, the DSTC executes transfers successively for the times specified in DES1:IIN. If an access error occurs in a transfer source access, the DSTC proceeds to #38. If an access error occurs in a transfer destination access, the DSTC proceeds to #39. If no access error occurs in a transfer source access or in a transfer destination access, the DSTC proceeds to #17.
- #13 to #16 If mode 1 transfer has been specified, the DSTC executes one transfer. If an access error occurs in a transfer source access, the DSTC proceeds to #38. If an access error occurs in a transfer destination access, the DSTC proceeds to #39. If no access error occurs in a transfer source access or in a transfer destination access, the DSTC proceeds to #17.
- #17 If IIN×ORM times of transfer have ended (ORM ==1 and IRM ==1), the DSTC proceeds to #18. Otherwise the DSTC proceeds to #27.
- #18, #19 The DSTC clears the read skip buffer, reads required values from DES4 to DES6 areas according to the instruction specified in DES0:ORL, and writes the required values to DES1 to DES3 areas. If an access error occurs in updating the DES area reference, the DSTC proceeds to #36. Otherwise the DSTC proceeds to #20.
- #20 If DES0:DV is 11, the DSTC proceeds to #22. If DES0:DV is 01, the DSTC proceeds to #21. (In #5, if DES0:DV is 00, the DSTC has proceeded to #37. In #6, if DES0.DV is 10, the DSTC has proceeded to #42)
- #21 The DSTC executes the DES close process. The DSTC updates DES0:DV to 00 and DES0:ST to 00. In a transfer for an HW Start trigger (or a Chain transfer from an HW Start trigger), if DES0:DMSET is 1, the DSTC sets DQMSK[n] to 1 and suppresses future HW Start transfer requests of channel n.
- #22, #23 If DES0:CHRS[5:4] are 10, the DSTC proceeds to #24. If DES0:CHRS[5:4] are 01, the DSTC proceeds to #25. If DES0:CHRS[5:4] are 00, the DSTC proceeds to #26. (In #5, if DES0:CHRS[5:4] are 11, the DSTC has proceeded to #37.)
- #24 The DSTC executes a Chain Start transfer. The transfer of the DESP specified in #1 ends normally. For operations to be executed afterward, see the previous section.
- #25 The transfer of the DESP specified in #1 ends normally with the interrupt flag set. For operations to be executed afterward, see the previous section.
- #26 The transfer of the DESP specified in #1 ends normally without the interrupt flag being set. For operations to be executed afterward, see the previous section.
- #27, #28 The DSTC writes back values required for the transfer for the next Start Trigger to DES1 to DES3 areas. If an access error occurs in updating the DES area, the DSTC proceeds to #36. Otherwise the DSTC proceeds to #29.



- #29 If MODE is 0, the DSTC always proceeds to #30. If MODE is 1 and transfers for the times of the inner loop count have ended (ORM !=1 and IRM ==1), the DSTC proceeds to #30. Otherwise the DSTC proceeds to #32.
- #30, #31 If DES0:CHRS[3:2] are 10 or 11, the DSTC proceeds to #24. If DES0:CHRS[3:2] are 01, the DSTC proceeds to #25. If DES0:CHRS[3:2] are 00, the DSTC proceeds to #26.
- #32, #33 If DES0:CHRS[1:0] are 10 or 11, the DSTC proceeds to #24. If DES0:CHRS[1:0] are 01, the DSTC proceeds to #25. If DES0:CHRS[1:0] are 00, the DSTC proceeds to #26.
- #34 If the CPU issues a standby transition command during a transfer, the DSTC interrupts the transfer and proceeds to #35.
- #35 If the transfer is compulsorily stopped, the DSTC executes the DES error close process. The DSTC updates DES0:DV to 00 and DES0:ST to 11, and then proceeds to #40. If there is no error record in the MONERS Register, the DSTC sets MONERS:EST to 011.
- #36 If a DES access error occurs, the DSTC does not execute the DES error close process, and proceeds to #40. If there is no error record in the MONERS Register, the DSTC sets MONERS:EST to 100.
- #37 If a DES open error occurs, the DSTC does not execute the DES error close process, and proceeds to #40. If there is no error record in the MONERS Register, the DSTC sets MONERS:EST to 101.
- #38 If a transfer source access error occurs, the DSTC executes the DES error close process. The DSTC updates DES0:DV to 00 and DES0:ST to 01, and then proceeds to #40. If there is no error record in the MONERS Register, the DSTC sets MONERS:EST to 001.
- #39 If a transfer destination access error occurs, the DSTC executes the DES error close process. The DSTC updates DES0:DV to 00 and DES0:ST to 10, and then proceeds to #40. If there is no error record in the MONERS Register, the DSTC sets MONERS:EST to 010.
- #40, #41 The DSTC clears the read skip buffer. The transfer of the DESP specified in #1 ends in the form of error. For operations to be executed afterward, see the previous section.
- #42, #43 The DSTC clears the read skip buffer. The DSTC executes the DES close process. The DSTC updates DES0:DV to 00 and DES0:ST to 00. In a transfer for an HW Start trigger (or a Chain transfer from an HW Start trigger), if DES0:DMSET is 1, the DSTC sets DQMSK[n] to 1 and suppresses future HW Start transfer requests. The transfer of the DESP specified in #1 ends as an infinite loop out. For operations to be executed afterward, see the previous section.



4. Examples of DSTC Operations and Control

This section describes examples of DSTC operations and control.

- 4.1. Transfer Operation Example 1
- 4.2. Transfer Operation Example 2
- 4.3. Transfer Operation Example 3
- 4.4. Transfer Operation Example 4
- 4.5. Transfer Operation Example 5
- 4.6. Examples of Controlling DSTC



4.1 Transfer Operation Example 1

This section describes transfer operation example 1. Transfer operation example 1 is an example on SW Transfer in mode 0.

DES Values at Transfer Start

Table 4-1 shows the settings of the DES in transfer operation example 1. As ORL[2:0] are set to 101, there is no DES5 area. The DES has 6-word configuration consisting of DES0 to DES4 and DES6. (The address of DES6 is DESP+0x0014.)


Table 4-1 DES Values at Transfer Start in Transfer Operation Example 1

Address	DES No.	Value	
		DES0 = 0x901406A1	
		DV = 01 : DES close process to be executed at the end of transfer	
		MODE = 0, TW = 10 : Mode 0, 32-bit (word) transfer	
		ORL = 101 : OuterReload : DES1 <= DES4, DES3 <= DES6	
		SAC = 001 : Increment of TW×1 with InnerReload	
DESP+0x0000	DES0	DAC = 000 : Increment of TW×1 without InnerReload	
		CHRS = 010100 : There is no Chain Start; an interrupt flag has been set.	
		DMSET = 0 : Set DMSET to 0 as the transfer is an SW Start transfer.	
		CHLK = 0 : No Chain lock	
		ACK = 00 : Set ACK to 00 as the transfer is an SW Start transfer.	
		PCHK = 1001:Parity	
DESP+0x0004	DES1	ORM = 0x0002, IIN = 0x0003	
DESP+0x0008	DES2 SA = 0x00000000		
DESP+0x000C	DES3	DA = 0x00001000	
DESP+0x0010	DES4	ORM = 0x0002, IIN = 0x0003 (same as DES1)	
DESP+0x0014	DES6	DA = 0x0000 1000 (same as DES3)	

Transfer Operation Flow

Figure 4-1 Operation Flow in Transfer Operation Example 1 shows the transfer operation flow in transfer operation example 1. The Start Triggers of (A) and (B) in the figure show write accesses of the DESP to the SWTR Register from the CPU.

Figure 4-1 Operation Flow in Transfer Operation Example 1





The DSTC starts the transfer of the DES due to the Start Trigger of (A). Values inside rectangles in Figure 4-1 are transfer source addresses and transfer destination addresses. The DSTC starts from a 32-bit transfer to the area from address 0x0000 to address 0x1000. The DSTC executes three times (IIN = 3) of 32-bit transfer successively. As for the transfer number counter for the DES, at the start of the transfer, the outer loop counter remain (ORM) is 2, and the inner loop counter remain (IRM) is 3. In Figure 4-1, the remains of the transfer number counter are expressed as (2,3). After three times of transfer, the transfer number counter reads (2,1). As ORM is not 1 and IRM is 1, the DSTC uses the value of CHRS[3:2] for determining the next process. As CHRS[3:2] are 01, the DSTC sets SWTR:SWST to 1 and waits for the next Start Trigger.

The DSTC starts the transfer of the DES again due to the Start Trigger of (B). InnerReload of address is applied to SA. DA keeps increasing. The DSTC restarts from a 32-bit transfer to the area from address 0x0000 to address 0x100C. The DSTC executes three times (IIN = 3) of transfer successively. The transfer number counter starts counting from (1,3) and reads (1,1) after three times of transfer. As ORM is 1 and IRM is "1", the DSTC executes the DES close process as DV of the DES is set to 01. The DSTC uses the value of CHRS[5:4] for determining the next process. As CHRS[5:4] are 01, the DSTC sets SWTR:SWST to 1.

DES Values Stored after Transfer End

If the transfer in transfer operation example 1 ends normally, the values of DES are updated as shown in Table 4-2. Values that are different from what they were before the transfer start are in bold type in the table. According to the setting of ORL, values of DES4 and DES6 are copied to DES1 and DES3 respectively, making DES1 and DES3 have the same values as those before the start of transfer. Though OR[1] is 0, according to the settings of InnerReload, DES2 has the same value as that before the start of transfer. The DSTC updates the value of DV to 00, and returns the ownership of DES to the CPU. The DSTC updates the value of ST to 00, and notifies the CPU that the transfer has ended normally. To execute a transfer with the updated DES mentioned above, update the value of DV via the CPU.

Table 4-2 DES Values after End of Transfer in Transfer Operation Example 1

DES No.	Value
DES0	DV = 00, ST = 00, other values is same as the start of transfer
DES1	It is same as the start of transfer.
DES2	It is same as the start of transfer.
DES3	It is same as the start of transfer.
DES4	It is same as the start of transfer.
DES6	It is same as the start of transfer.

The Operation for the DES from the DSTC

In this transfer operation example1, the operation for the DES from the DSTC is as follows. After Start Trigger of (A):

The DSTC read the instruction from DES0.

The DSTC read (2,3) from DES1.

The DSTC read 0x0000 from DES2.

The DSTC read 0x1000 from DES3.

After 1st transfer:

The DSTC write back (1,3) to DES1,

The DSTC does not write back to DES2, so same value.

The DSTC write back 0x100C to DES3.



After Start Trigger of (B):

- * The DSTC read the instruction from DES0.
- * The DSTC read (1,3) from DES1.
- * The DSTC read 0x0000 from DES2.
- * The DSTC read 0x100C from DES3.

After 2nd transfer:

The DSTC copy (2,3) to DES1 from DES4 for OuterReload.

The DSTC does not write back to DES2, so same value.

The DSTC copy 0x1000 to DES3 from DES6 for OuterReload.

The DSTC write back DES0 for close DES.

If other transfer request is not issued between Start Trigger (A) and Start Trigger (B), the DSTC use the value of the DES0,1,2,3 in Read Skip Buffer when 2nd transfer. Therefore, above operations have *mark are skipped. For details, see 3.3.3 Operation Flow after Specifying of DESP.

Supplementary Information

The Start Trigger of (B) cannot be issued until the transfer triggered by the Start Trigger of (A) ends and the DSTC enters the Start Trigger wait state. When SWTR:SWREQ is 1, the write access (SW Start Trigger) to the SWTR Register is ignored.

If a transfer triggered by the Start Trigger of (A) ends and the DSTC enters the Start Trigger wait state, an SW Start Trigger other than that of (B) can be issued for other DES. After an SW Transfer for other DES has ended, if the DESP of that DES is written to the SWTR Register, the Start Trigger of (B) is issued, and the DSTC continues the data transfer from the location at which the transfer of (A) ended.

The Start Trigger of (B) is not always required after the transfer triggered by the Start Trigger of (A) has ended. If the Start Trigger of (B) is not issued and the DSTC does not continue transferring data, after the transfer triggered by the Start Trigger of (A) has ended (even no DES close process is executed), the CPU can modify the DES area of the transfer.



4.2 Transfer Operation Example 2

This section describes transfer operation example 2. Transfer operation example 2 is an example on HW Transfer in mode 1.

DES Values at Transfer Start

Table 4-3 shows the settings of the DES in transfer operation example 2. As ORL[2:0] are set to 000, there are no DES4 area, DES5 area or DES6 area. The DES has 4-word configuration consisting of DES0 to DES3.


Table 4-3 DES Values at Transfer Start in Transfer Operation Example 2

Address	DES No.	Value	
DESP+0x0000	DES0	DES0 = 0x01140511 DV = 01 : DES close process at the of transfer MODE = 1, TW = 01 : Mode 1, 16-bit (halfword) transfer ORL = 000 : No OuterReload SAC = 001 : Increment of TW×1 with InnerReload DAC = 000 : Increment of TW×1 without InnerReload CHRS = 010100 : There is no Chain Start; an interrupt flag has been set. DMSET = 0 : No DQMSK[n] is set in a DES close process. CHLK = 0 : No Chain lock ACK = 01 : Set ACK to 01 as the DES is directly started by the DREQ signal. PCHK = 0000 : Parity	
DESP+0x0004	DES1	ORM = 0x0002, IIN = 0x02, IRM = 0x02	
DESP+0x0008	DES2	SA = 0x00000000	
DESP+0x000C	DES3	DA = 0x00001000	

Transfer Operation Flow

Figure 4-2 shows the transfer operation flow in transfer operation example 2. The Start Trigger of (A) in Figure 4-2 corresponds to the assertion of the DREQ[n] signal from a peripheral. For DREQ[n], set the values of the DREQENB[n], DQMSK[n] and HWDESP[n] Registers before starting a transfer.

Figure 4-2 Operation Flow in Transfer Operation Example 2





The DSTC starts the transfer of the DES due to the Start Trigger of (A). The DSTC executes one 16-bit transfer to the area from address 0x0000 to address 0x1000. The transfer number counter reads (2,2). As IRM is not 1, according to the setting of CHRS[1:0] of the DES (CHRS[1:0] = 00), the DSTC does not set the HWINT[n] Register to 1. The DSTC waits for the next Start Trigger.

The DSTC starts the transfer of the DES again due to the Start Trigger of (B). The DSTC executes one 16-bit transfer to the area from address 0x0002 to address 0x1002. The transfer number counter reads (2,1). As ORM is not 1 and IRM is 1, according to the setting of CHRS[3:2] of the DES (CHRS[3:2] = 01), the DSTC sets the HWINT[n] Register to 1. The DSTC waits for the next Start Trigger.

The DSTC starts the transfer of the DES again due to the Start Trigger of (C). InnerReload of address is applied to SA. DA keeps increasing. The DSTC executes one 16-bit transfer to the area from address 0x0000 to address 0x1004. The transfer number counter reads (1,2). As IRM is not "1", according to the setting of CHRS[1:0] of the DES (CHRS[1:0] = 00), the DSTC does not set the HWINT[n] Register to "1". The DSTC waits for the next Start Trigger.

The DSTC starts the transfer of the DES again due to the Start Trigger of (D). The DSTC executes one 16-bit transfer to the area from address 0x0002 to address 0x1006. The transfer number counter reads (1,1). As ORM is 1 and IRM is 1, the DSTC executes the DES close process as DV of the DES is 01. According to the setting of CHRS[5:4] of the DES (CHRS[5:4] = 01), the DSTC sets the HWINT[n] Register to 1.

DES Values Stored after Transfer End

If the transfer in transfer operation example 2 ends normally, the values of DES are updated as shown in Table 4-4. Values that are different from what they were before the transfer start are in bold type in the table. As ORL has been set to "000", if the values in the table are used in the next transfer, the DSTC cannot execute a transfer same as the transfer mentioned above. In this situation, rebuild the DES via the CPU.

Table 4-4 DES Values after End of Transfer in Transfer Operation Example 2

DES No.	Value
DES0	DV = 00, ST = 00, other values is same as the start of transfer.
DES1	ORM = 0x0001, IRM = 0x01, IIN is same as the start of transfer.
DES2	It is same as the start of transfer.
DES3	DA = 0x00001006



4.3 Transfer Operation Example 3

This section describes transfer operation example 3. Transfer operation example 3 is an example on using the Chain Start of the succeeding DES.

DES Values at Transfer Start

In transfer operation example 3, the DSTC uses the Chain Start to re-arrange data at 0x0000 to 0x00FF and transfer data to the area between 0x0100 and 0x01FF. Four DES are used in this example. The first DES is called 1st-DES, the second DES 2nd-DES, the third DES 3rd-DES and the fourth DES 4th-DES. Table 4-5 shows the respective details of the four DES. There is no DES4 in each DES. The respective addresses of the four DES are not shown in Table 4-5. However, allocate the four DES next to each other in sequence from 1st-DES to 4th DES on the memory.

Table 4-5 DES Values at Transfer Start in Transfer Operation Example 3

Table 4-5 DES Values at Transfer Start in Transfer Operation Example 3			
Area	DES No.	Value	
1st-DES	DES0	DES0 = 0x702090C3 DV = 11 : No DES close process to be executed at the end of transfer MODE = 0, TW = 00 : Mode 0, 8-bit (byte) transfer ORL = 110 : OuterReload of DES2 <= DES5, DES3 <= DES6 SAC = 100 : Increment of TW×4 without InnerReload DAC = 100 : Increment of TW×4 without InnerReload CHRS = 100000 : There is a Chain Start in the succeeding DES; no interrupt flag has been set. DMSET = 0 : Set DMSET to "0" as the transfer is an SW Transfer. CHLK = 0 : No Chain lock ACK = 00 : Set ACK to "00" as the transfer is an SW Transfer. PCHK = 0111 : Parity	
	DES1	ORM = 0x0001, IIN = 0x0040	
	DES2	SA = 0x00000000	
	DES3	DA = 0x00001003	
	DES5, DES6	DES5 has the same values as DES2 of 1st-DES, and DES6 as DES3 of 1st-DES.	
	DES0	Same as DES0 of 1st-DES	
	DES1	Same as DES1 of 1st-DES	
2nd-DES	DES2	SA = 0x00000001	
	DES3	DA = 0x00001002	
	DES5, DES6	DES5 has the same values as DES2 of 2nd-DES, and DES6 as DES3 of 2nd-DES.	
	DES0	Same as DES0 of 1st-DES	
	DES1	Same as DES1 of 1st-DES	
3rd-DES	DES2	SA = 0x00000002	
0.0.220	DES3	DA = 0x00001001	
	DES5, DES6	DES5 has the same values as DES2 of 3rd-DES, and DES6 as DES3 of 3rd-DES.	
4th-DES	DES0	DES0 = 0x401090C3 CHRS = 010000 : There is no Chain Start; an interrupt flag has been set. PCHK = 0100 : Parity Other values are the same as those of DES0 of 1st-DES.	
	DES1	Same as DES1 of 1st-DES	
	DES2	SA = 0x00000003	
	DES3	DA = 0x00001000	
	DES5, DES6	DES5 has the same values as DES2 of 4th-DES, and DES6 as DES3 of 4th-DES.	

Transfer Operation Flow

Figure 4-3 shows the transfer operation flow in transfer operation example 3. The Start Trigger of (A) in the Figure 4-3 shows write accesses to the DESP of 1st-DES to the SWTR Register from the CPU. The Start Triggers of (B), (C) and (D) in the Figure 4-3 are Chain Start Triggers.






Figure 4-3 Operation Flow in Transfer Operation Example 3

The DSTC starts the transfer of 1st-DES due to the Start Trigger of (A). The DSTC executes one 8-bit transfer to the area from address 0x0000 to address 0x1003, and another 8-bit transfer to the area from address 0x0004 to address 0x1007. The DSTC executes 64 times of transfer (IIN = 64) successively according to the order above. The transfer number counter for 1st-DES starts counting from (1,64) and reads (1,1) after 64 times of transfer. As DV of 1st-DES is 11, the DSTC does not execute the DES close process for 1st-DES. As CHRS[5:4] of 1st-DES is 10, the Chain Start Trigger for the succeeding transfer of 2nd-DES is issued.

The DSTC starts the transfer of 2nd-DES due to the Chain Start Trigger of (B). After 64 times of 8-bit transfer, the counter value becomes (1,1). As DV of 2nd-DES is 11, the DSTC does not execute the DES close process for 2nd-DES. As CHRS[5:4] of 2nd-DES is 10, the Chain Start Trigger for the succeeding transfer of 3rd-DES is issued.

The DSTC starts the transfer of 3rd-DES due to the Start Trigger of (C). After 64 times of 8-bit transfer, the counter value becomes (1,1). As DV of 3rd-DES is 11, the DSTC does not execute the DES close process for 3rd-DES. As CHRS[5:4] of 3rd-DES is 10, the Chain Start Trigger for the succeeding transfer of 4th-DES is issued.

The DSTC starts the transfer of 4th-DES due to the Start Trigger of (D). After 64 times of 8-bit transfer, the counter value becomes (1,1). As DV of 4th-DES is 11, the DSTC does not execute the DES close process for 4th-DES. As CHRS[5:4] of 4th-DES is 01, the DSTC sets SWTR:SWST to 1 and ends the transfer. As explained in transfer operation example 3, if the Chain Start function is used, transfers defined in multiple DES can be automatically executed one after the other by just issuing a Start Trigger to the first DES.

DES Values Stored after Transfer End

If the transfer in transfer operation example 3 ends normally, according to the settings of ORL and DV (ORL = 0 or 1, DV = 11), the values of DES in all DES areas are the same as what they were before the start of the transfer. Since the DSTC does not execute the DES close process, it does not update DV or ST either. In the next transfer, the transfer same as the previous transfer can be executed by just issuing the Start Trigger.



4.4 Transfer Operation Example 4

This section describes transfer operation example 4.

DES Values at Transfer Start

Below are details of transfer operation example 4. This example illustrates executing the Chain Start of the current DES again with CHRS set to 11. Table 4-6 shows settings of the DES.


Table 4-6 DES Values at Transfer Start in Transfer Operation Example 4

DES No.	Value	
	DES0 = 0xF01C0201	
	DV = 01 : DES close process to be executed at the end of transfer	
	MODE = 0, TW = 10 : Mode 0, 32-bit (word) transfer	
	ORL = 000 : No OuterReload	
	SAC = 000 : Increment of TW×1 without InnerReload	
DES0	DAC = 000 : Increment of TW×1 without InnerReload	
	CHRS = 011100 : There is a Chain Start in the current DES; an interrupt flag has been set.	
	DMSET = 0 : Set DMSET to "0" as the transfer is an SW Start transfer.	
	CHLK = 0 : No Chain lock	
	ACK = 00 : Set ACK to "00" as the transfer is an SW Start transfer.	
	PCHK = 1111 : Parity	
DES1	ORM = 0x0003, IIN = 0x8000	
DES2	SA = 0x00000000	
DES3	DA = 0x00100000	

Transfer Operation Flow

Figure 4-4 shows the transfer operation flow in transfer operation example 4. The Start Trigger of (A) in the Figure 4-4 represents the write access of the DESP to the SWTR Register from the CPU. The Start Triggers of (B) and (C) in Figure 4-4 are Chain Start Triggers.

Figure 4-4 Operation Flow in Transfer Operation Example 4





The DSTC starts the transfer of the DES due to the Start Trigger of (A). The DSTC executes 32768 (IIN = 32768) times of 32-bit transfer successively with the address increasing during transfers. The transfer number counter for the DES starts counting from (3,32768) and reads (3,1) after 32768 times of transfer. As CHRS[3:2] of the DES is 11, the Chain Start Trigger for the transfer of the same DES is issued again. The DSTC starts the transfer of the DES again due to the Chain Restart Trigger of (B). The DSTC executes 32768 times of transfer again. The transfer number counter for the DES reads (2,1) after 32768 times of transfer. As CHRS[3:2] of the DES is 11, the Chain Start Trigger for the transfer of the same DES is issued again.

The DSTC starts the transfer of the DES again due to the Chain Restart Trigger of (C). The DSTC executes 32768 times of transfer again. The transfer number counter for the DES reads (1,1) after 32768 times of transfer. As DV of the DES is 01, the DSTC executes the DES close process for the DES. As CHRS[5:4] of 4th-DES is 01, the DSTC sets SWTR:SWST to 1 and ends the transfer.

DES Values Stored after Transfer End

If the transfer in transfer operation example 4 ends, the values of DES are updated as shown in Table 4-7. Values that are different from what they were before the transfer start are in bold type in the table. In DES2 and DES3, the transfer start addresses in the third outer loop have been stored.

Table 4-7 DES Values after End of Transfer in Transfer Operation Example 4

DES No.	Value
DES0	DV = 00, ST = 00, other values is same as the start of transfer
DES1	ORM = 0x0001, IIN is same as the start of transfer
DES2	SA = 0x00040000
DES3	DA = 0x00140000

Supplementary Information

As explained above, since CHRS[3:2] are set to 11, the DSTC can trigger a Chain Start from the current DES to the current DES again. In general, in a transfer with MODE set to 0, one Start Trigger triggers the execution of IIN times of transfer. However, if CHRS[3:2] are set to 11, one Start Trigger can trigger the execution of ORM×IIN times of transfer.

In transfer operation example 4, the DSTC divides a total of 98304 times of transfer into three parts, and executes the three parts (ORM = 3) of transfers (IIN = 32768) separately. As long as the product of ORM and IIN is the same as the total number of transfers, the transfer result remains the same regardless of how many parts transfers are divided into. Once the DSTC starts a transfer, it can start processing another transfer request only when it enters the Start Trigger wait state or it meets the Chain Start time. Therefore, as explained in transfer operation example 4, when the DSTC transfers a large amount of data, the start of transfer for another HW transfer request may be delayed. To prevent such delay from occurring, adjust the value of ORM with the product of ORM and IIN the same as the total amount of transfers, so that a large amount of transfers can be divided into smaller parts. As a result, the DSTC can transfer much data without delaying other HW transfer requests.

Conversely, to prevent the DSTC from processing another HW transfer request at a Chain Start, use the Chain lock by setting CHLK to 1 so that the DSTC can execute transfers successively.

Note:

 In the HW Ttransfer, for a DES whose transfer is triggered by a start request from a peripheral that has to have to a handshake with the DSTC at every data transfer, CHRS cannot be set to 11.



4.5 Transfer Operation Example 5

This section describes transfer operation example 5.

DES Values at Transfer Start

Below are details of transfer operation example 5.

Table 4-8 DES Values at Transfer Start in Transfer Operation Example 5

Area	DES No.	Value
DES0		DES0 = 0x612806B1 DV = 01 : DES close process to be executed at the end of transfer MODE = 1, TW = 10 : Mode 1, 32-bit (word) transfer ORL = 101 : OuterReload of DES1 <= DES4, DES3 <= DES6 SAC = 001 : Increment of TW×1 with InnerReload. DAC = 000 : Increment of TW×1 without InnerReload. CHRS = 101000 : There is a Chain Start in the succeeding DES; no interrupt flag has been set. DMSET = 0 : No DQMSK[n] is set in a DES close process. CHLK = 0 : No Chain lock ACK = 01 : Set ACK to "01" as the DES is directly started by the hardware. PCHK = 0110 : Parity
	DES1	ORM = $0x0002$, IIN = $0x02$, IRM = $0x02$
	DES2	SA = 0x00000000
	DES3	DA = 0x00001000
	DES4, 6	Same as DES1 of 1st-DES, Same as DES3 of 1st-DES, respectively
DES0 2nd-DES		DES0 = 0x60202063 DV = 11 : No DES close process to be executed at the end of transfer MODE = 0, TW = 00 : Mode 0, 8-bit (byte) transfer ORL = 011 : OuterReload of DES1 <= DES4, DES2 <= DES5 SAC = 000 : Increment of TW×1 without InnerReload DAC = 001 : Increment of TW×1 with InnerReload CHRS = 100000 : There is a Chain Start in the succeeding DES; no interrupt flag has been set. DMSET = 0 : No DQMSK[n] is set in a DES close process. CHLK = 0 : No Chain lock ACK = 00 : Set ACK to "00" as the DES is directly started by a Chain Start. PCHK = 0110 : Parity ORM = 0x00002, IIN = 0x00003
	DES2	SA = 0x00002000
	DES3	DA = 0x00003000
	DES4,6	Same as DES1 of 2nd-DES, Same as DES2 of 2nd-DES, respectively
3rd-DES	DES0	DES0 = 0xB010F503 DV = 11 : No DES close process to be executed at the end of transfer MODE = 0, TW = 01 : Mode 0, 16-bit (halfword) transfer ORL = 000 : No OuterReload SAC = 101 : Fixed address DAC = 111 : Decrement of TW×1 with InnerReload. CHRS = 010000 : There is no Chain Start; an interrupt flag has been set. DMSET = 0 : No DQMSK[n] is set in a DES close process. CHLK = 0 : No Chain lock ACK = 00 : Set ACK to "00" as the DES is directly started by a Chain Start. PCHK = 1011 : Parity
	DES1	ORM = 0x0001, IIN = 0x0002
	DES2	SA = 0x00004000
	DES3	DA = 0x00005002



This example illustrates an operation in which relatively complicated Chain Start settings are done. Three DES are used in this example. Table 4-8 shows the respective values of 1st-DES, 2nd-DES and 3rd-DES.

Transfer Operation Flow

Figure 4-5 shows the transfer operation flow in transfer operation example 5. The Start Triggers of (A), (B), (D) and (E) in Figure 4-5 indicate HW Start transfers and correspond to the assertion of the transfer request signal from a peripheral. The Start Triggers of (C), (F) and (G) in Figure 4-5 are Chain Start Triggers.

(A) Start Trigger to 1st-DES 0x0000 0x1000 Counter of 1st-DES: (2,2) -Wait next trigger from peripheral (B) Start Trigger to 1st-DES 0x0004 0x1004 Counter of 1st-DES:(2,1) from peripheral (C) Chain start trigger 0x2000 0x3000 Counter of 2nd-DES:(2,3) to 2nd-DES from 1st-DES 0x2001 0x3001 Counter of 2nd-DES:(2.2) 0x2002 0x3002 Counter of 2nd-DES:(2,1) Wait next trigger (D) Start Trigger to 1st-DES 0x0000 0x1008 Counter of 1st-DES:(1,2) - Wait next trigger from peripheral (E) Start Trigger to 1st-DES 0x0004 0x100C Counter of 1st-DES:(1.1) *1st-DES close from peripheral (F) Chain Start Trigger 0x2003 0x3000 Counter of 2nd-DES:(1,3) to 2nd-DES from 1st-DES 0x2004 0x3001 Counter of 2nd-DES:(1,2) 0x2005 0x3002 Counter of 2nd-DES:(1,1) (G) Chain Start Trigger 0x4000 0x5002 Counter of 3rd-DES(1,2) to 3rd-DES from 2nd-DES 0x4000 0x5000 Counter of 3rd-DES(1,1)

Figure 4-5 Operation Flow in Transfer Operation Example 5

The DSTC starts the transfer of 1st-DES due to the Start Trigger of (A). The DSTC executes one 32-bit transfer to the area from address 0x0000 to address 0x1000. The transfer number counter for 1st-DES is (2,2). According to the setting of CHRS[1:0] of 1st-DES (CHRS[1:0] = 00), the DSTC does not set the HWINT[n] Register to 1. The DSTC waits for the next Start Trigger.

The DSTC starts the transfer of 1st-DES again due to the Start Trigger of (B). The DSTC executes one 32-bit transfer to the area from address 0x0004 to address 0x1004. The transfer number counter for 1st-DES is (2,1). As CHRS[3:2] of 1st-DES is 10, the Chain Start Trigger for the succeeding transfer of 2nd-DES is issued.

The DSTC starts the transfer of 2nd-DES due to the Start Trigger of (C). The DSTC starts from an 8-bit transfer to the area from address 0x2000 to address 0x3000. The DSTC executes three times (IIN = 3) of 8-bit transfer successively. The transfer number counter for 2nd-DES starts counting from (2,3) and reads (2,1) after transfers. According to the setting of CHRS[3:2] of 2nd-DES (CHRS[3:2] = 00), the DSTC does not set the HWINT[n] Register to 1. The DSTC waits for the next Start Trigger.

The DSTC starts the transfer of 1st-DES again due to the Start Trigger of (D). InnerReload of address is applied to SA. DA keeps increasing. The DSTC executes one 32-bit transfer to the area from address 0x0000 to address 0x1008. The transfer number counter reads (1,2). According to the setting of



CHRS[1:0] of 1st-DES (CHRS[1:0] = 00), the DSTC does not set the HWINT[n] Register to 1. The DSTC waits for the next Start Trigger.

The DSTC starts the transfer of 1st-DES again due to the Start Trigger of (E). The DSTC executes one 32-bit transfer to the area from address 0x0004 to address 0x100C. The transfer number counter for 1st-DES is (1,1). As DV of 1st-DES is 01, the DSTC executes the DES close process for 1st-DES. As CHRS[5:4] of 1st-DES is 10, the Chain Start Trigger for the succeeding transfer of 2nd-DES is issued. (Note that CHRS[5:0] in 1st-DES have been set to 101000.)

The DSTC starts the transfer of 2nd-DES again due to the Chain Start Trigger of (F). SA keeps increasing. InnerReload of address is applied to DA. The DSTC executes three times (IIN = 3) of 8-bit transfer successively. The transfer number counter for 2nd-DES starts counting from (1,3) and reads (1,1) after transfers. As DV of 2nd-DES is 11, the DSTC does not execute the DES close process for 2nd-DES. As CHRS[5:4] of 2nd-DES is 10, the Chain Start Trigger for the succeeding transfer of 3rd-DES is issued. The DSTC starts the transfer of 3rd-DES due to the Start Trigger of (G). The DSTC executes two times (IIN = 2) of 16-bit transfer successively. The transfer number counter for 3rd-DES starts counting from (1,2) and reads (1,1) after transfers. As DV of 3rd-DES is 11, the DSTC does not execute the DES close process for 3rd-DES. According to the setting of CHRS[5:4] of 3rd-DES (CHRS[5:4] = 01), the DSTC sets the HWINT[n] Register to 1.

In transfer operation example 5, the transfer operation ends as above. The settings in this example cause the DSTC to execute the following operations. The Chain Start Trigger from 1st-DES to 2nd-DES is issued only after the transfer operation by Start Trigger (B) and (E). Also, it sets the HWINT[n] Register to 1 at the end of 3rd-DES transfer. After all transfers have ended, the DSTC notifies the CPU that all transfers ended.

DES Values Stored after Transfer End

If the transfer in transfer operation example 5 ends, the values of DES are updated as shown in Table 4-9. Values that are different from what they were before the transfer start are in bold type in the table. As the CPU has to have to a handshake with the DSTC, 1st-DES is set to be closed by the DSTC after the transfer has ended. 2nd-DES and 3rd-DES are set to not be closed by the DSTC.

Table 4-9 DES Values after End of Transfer in Transfer Operation example 5

Area	DES No.	Value	
	DES0	DV = 00, ST = 00, other values is same as the start of transfer	
1st-DES	DES1 to	It is same as the start of transfer	
	DES4, DES6		
2nd-DES	DES0 to	It is same as the start of transfer	
	DES5		
3rd-DES	DES0 to	It is same as the start of transfer	
	DES3		



4.6 Examples of Controlling DSTC

This section explains sample procedures for controlling the DSTC.

Sample Procedures for Transition to Standby State and for Transition to Normal State

The DSTC transits to the standby state upon a bus reset. To make the DSTC execute a transfer, it is necessary to make the DSTC first transit from the standby state to the normal state. In the case of not making the DSTC execute a transfer, the power consumption of the system can be reduced by keeping the DSTC in the standby state.

Figure 4-6 shows a sample procedure for making the DSTC transit from the standby state to the normal state and another sample procedure for making the DSTC transit from the normal state to the standby state. Numbers in the figure correspond to those used in the explanation after the figure.

#1 Start
(DSTC standby state)

#2 Write "0x04" to CMD register.

#3 Read CMD register.

#8 Read CMD register.

#9 CMD == 0x00

#10 End

#10 End

Figure 4-6 Examples of Transition to Standby State and Transition to Normal State

#1 to #5 show the procedure for making the DSTC transit from the standby state to the normal state. Issue a standby release command (write 0x04 to the CMD Register). If the DSTC transits to the normal state, the CMD Register reads 0x00. Check that the CMD Register reads 0x00.

#6 to #10 show the procedure for making the DSTC transit from the normal state to the standby state. Issue a standby transition command (write 0x08 to the CMD Register). If the DSTC transits to the standby state, the CMD Register reads 0x01. Check that the CMD Register reads 0x01.

While the DSTC is executing a transfer, if a standby transition command is issued, the transfer in progress is compulsorily ended and a DES close process for that transfer is executed. After the DES close process has been completed, the DSTC transits to the standby state.



Sample Procedure for Controlling Transfer Operation

Figure 4-7 illustrates a sample procedure for controlling the transfer operation of the DSTC. Numbers in the Figure 4-7 correspond to those used in the explanation after the figure.




Figure 4-7 Sample Procedure for Controlling DSTC Transfer Operation

- #1 This sample procedure starts from the point at which the DSTC is in the normal state. If the DSTC is not in the normal state, the following processes cannot be executed.
- #2 Initialize the control registers of the DSTC. Set the DESTP Register, the CFG Register, the HWDESP[n] Register and the DREQENB[n] Register to their respective initial values. Write the initial value to the DREQENB[n] Register after completing the setup of the peripheral. The MONERS Register is cleared upon a bus reset. However, after the DSTC has been released from the standby state again, the error record of a previous compulsory end of transfer due to the transition to the standby state may be kept in the MONERS Register. Use the ERCLR Command (write 0x20 to the CMD Register) to clear the MONERS Register.
- #3 Build in the CPU the DES area to be used by the DSTC.



- #4 The DQMSK[n] Register has been cleared upon a bus reset. However, it may be set by an HW Transfer error, a standby transition command or a source specified in DMSET of the DES. Write 1 to the DQMSKCLR[n] Register to clear the DQMSK[n] Register. If a transfer request signal (DREQ[n]) from a peripheral has been asserted, the clearing of the DQMSK[n] Register by the CPU becomes the transfer start trigger in #5.
- #5 Issues a Start Trigger. In an SW Transfer, write the DESP to the SWTR Register via the CPU. While an SW Transfer is in progress, no write access can be made to the SWTR Register. In an HW Transfer, the assertion of the DREQ[n] signal from a peripheral is the Start Trigger.
- #6 The DSTC executes a transfer operation according to the DES. The DSTC updates the DES and returns the transfer status.
- #7 Check the transfer status of the DSTC via the CPU. In an SW Transfer, read the SWREQ bit and SWST bit in the SWTR Register. In an HW Transfer, read the HWINT[n] Register. Read the MONERS Register to check whether there is a transfer error.
- #8 Clear the transfer status of the DSTC via the CPU. In an SW Start transfer, issue an SWCLR command from the CPU (write "0x10" to the CMD Register) to clear the SWST bit in the SWTR Register. In an HW Start transfer, write "1" to the HWINTCLR[n] Register to clear the HWINT[n] Register.
- #9, #10 After a transfer error has occurred, issue an ERCLR command (write 0x20 to the CMD Register) to clear the MONERS Register. If a transfer has been interrupted by an error, rebuild the DES. In an HW Transfer, peripheral setup may be necessary.
- #11 to #13 If it is not necessary to rebuild the DES, issue the next Start Trigger to start a transfer. If it is necessary to rebuild the DES, rebuild the DES via the CPU, then issue the next Start Trigger to start a transfer.



Procedure to break off a Hardware Transfer of DSTC

This section explains the procedure to break off a hardware transfer of DSTC, by using HW transfer triggered by ADC as an example.

When performing the HW transfer triggered by ADC, setting DES0.DMSET=1 is required at the first build of DES before the transfer starts. In order to break off the HW transfer in the middle of the operation and close the DES, the following procedure can be used.

#1a Write DES0.DV=10 from the CPU

#2a Disable the read skip buffer by writing CFG.RBDIS=1 from the CPU

#3a DSTC waits for a transfer request signal from the ADC. When the transfer request signal is asserted, the DSTC closes the DES (write DES0.DV=00) and sets "1" to DQMSK[n].

This can avoid occurring subsequent DES open errors.

#4a The CPU waits until DES0.DV=00 can be read.

The transfer can be restarted by the following procedure.

#5a Build the DES again, and then write CFG.RBDIS=0 from the CPU

#6a Write DQMSKCLR=1 from the CPU

To close the DES without the step #3a above (Wait for a transfer request from the ADC), follow the procedure below.

#1b Disable the transfer request signal of the ADC

For ADC Scan Conversion Transfer: Write ADCR.SCIE=0

For ADC Priority Conversion Transfer: Write ADCR.PCIE=0

#2b Write DES0.DV=10 from the CPU

#3b Disable the read skip buffer by writing CFG.RBDIS=1 from the CPU

#4b Instruct the SW start from the CPU to the DESP performing the HW transfer (Write DESP to SWTR register)

#5b DSTC closes the DES (Write DES0.DV=00)

In this case, DQMSK[n]=1 is not set.

#6b The CPU waits until DES0.DV=00 can be read.

The transfer can be restarted by the following procedure.

#7b Build the DES again, and tehn write CFG.RBDIS=0 from the CPU

#8b Write DQMSKCLR[n]=1 from the CPU

#9b Write ADCR.SCIE=1 or ADCR.PCIE=1 from the CPU

Note:

 When performed the steps #1b-#6b above, it is possible to execute HW transfer request from the ADC and the DES close process at the step #3a, before the SW start instruction from the CPU at step #4b

In this case, the SW start instruction at #4b will be notified as a DES open error. This error can be ignored because it doesn't cause any problem.

Also, the step #8b is required for restart since DQMSK[n]=1 is set at the step #3a.



5. Registers and Descriptors of DSTC

This section explains the functions of registers of the DSTC and the functions of descriptors.

- 5.1. Lists of Control Registers and DES
- 5.2. DESTP Register
- 5.3. HWDESP[n] Register
- 5.4. CMD Register
- 5.5. CFG Register
- 5.6. SWTR Register
- 5.7. MONERS Register
- 5.8. DREQENB[n] Register
- 5.9. HWINT[n] Register
- 5.10. HWINTCLR[n] Register
- 5.11. DQMSK[n] Register
- 5.12. DQMSKCLR[n] Register
- 5.13. Descriptor 0 (DES0)
- 5.14. Descriptor 1 (DES1)
- 5.15. Descriptor 2 (DES2)
- 5.16. Descriptor 3 (DES3)
- 5.17. Descriptor 4 (DES4)
- 5.18. Descriptor 5 (DES5)
- 5.19. Descriptor 6 (DES6)



5.1 Lists of Control Registers and DES

This section shows the respective lists of control registers of the DSTC and DES.

Table 5-1 shows a list of the control registers of the DSTC and Table 5-2 a list of DES.

Table 5-1 List of Control Registers of DSTC

Address	Register Name	Reference
+0x00	DESTP	5.2
+0x04	HWDESP	5.3
+0x08	CMD	5.4
+0x09	CFG	5.5
+0x0A	SWTR	5.6
+0x0C	MONERS	5.7
+0x10 to +0x2F	DREQENB	5.8
+0x30 to +0x4F	HWINT	5.9
+0x50 to +0x6F	HWINTCLR	5.10
+0x70 to +0x8F	DQMSK	5.11
+0x90 to +0xAF	DQMSKCLR	5.12

Table 5-2 List of DES

Address	Descriptor Name	Reference
DESTP+DESP+0x00	DES0	5.13
DESTP+DESP+0x04	DES1	5.14
DESTP+DESP+0x08	DES2	5.15
DESTP+DESP+0x0C	DES3	5.16
DESTP+DESP+0x10 -	DES4	5.17
DESTP+DESP+0x10 -	DES5	5.18
DESTP+DESP+0x10 -	DES6	5.19



5.2 DESTP Register

The DESTP (Descriptor top address) Register sets the start address of the DES area.

Register configuration

Address: +0x00				
bit	31	0		
Field	DESTP[31:0]			
Attribute	R/W			
Initial value	0x00000	0000		

Register function

The DSTC refers to and updates the DES located at the address of "DESTP + DESP". Set the DES area in a memory area that is readable and writable. Align the DES area to the word boundary. Always write "00" to the lower 2 bits in the DESTP Register. The DES area must be located within a 4096-word (16 KB) area starting from the DESTP. The DESTP Register cannot be set to a value larger than "0xFFFFFFF0".

Set the DESTP Register when the DSTC is in the normal state and is doing initial settings. The value of this register cannot be modified when the DSTC is executing a transfer. After the value of this register has been modified, the DSTC cannot execute any normal transfer.

bit[31:0] DESTP (Descriptor top address)

Access	Function
Writing	A write access to these bits sets the start address of the DES area.
Reading	A read access to these bits reads the value of these bits.



5.3 HWDESP[n] Register

The HWDESP[n] (Hardware DES pointer) Register sets the DESP of the DES that the DSTC refers to at a transfer request of HW channel n.

Register configuration

Address: +0x04

bit	31	30	29	16	15	8	7	0
Field	Rese	rved	HWDESP[13:0]		Reser	ved	CHANNEL[7:0]	
Attribute	R	R	R/W		R		R/W	
Initial value	0	0	XXXXXXXXXXXXX00		00000	000	00000000	

Register function

Set the HWDESP[n] Register before making an HW transfer request. This register can be accessed only when the DSTC is in the normal state. Settings of an unused HW channel n are not necessary. The number of the HWDESP[n] Registers corresponds to the number of HW channels. However, there is only one register window that can be seen from the CPU. Access this register as explained below.

- To read the value of the HWDESP[n] Register from the CPU, use an 8-bit (byte) access to write to CHANNEL[7:0] the channel number to be read first. Afterward, read the value of HWDESP[13:0] with a 16-bit (halfword) access.
- To write the value of the HWDESP[n] Register from the CPU, use an 8-bit (byte) access to write to CHANNEL[7:0] the channel number to be written first. Afterward, write a value to HWDESP[13:0] with a 16-bit (halfword) access. If the write access is a 32-bit (word) access, writing a value to CHANNEL[7:0] and writing a value to HWDESP[13:0] can be executed simultaneously.

The DSTC stores the DESP value of the HWDESP[n] Register in HWDESPBUF in Figure 3-5 before using it. If HW Start requests of channel n are made successively, the DSTC uses the DESP value stored in HWDESPBUF, but not the DESP value of the HWDESP[n] Register. Therefore, if the values of the HWDESP[n] Register are modified via the CPU, invalidate the value stored in HWDESPBUF. The DESP value of HWDESPBUF can be invalidated by modifying the value of the RBDIS bit in the CFG Register. For details of the CFG Register, see "5.5 CFG Register".

bit[7:0] CHANNEL[7:0]

Access	Function
Writing	A write access to these bits sets the channel number (n) for the HWDESP[n] to which a read access
	or a write access is made.
Reading	A read access to these bits reads the value of these bits.

If the DSTC with which a product equipped supports HW-128 channels, always write "0" to CHANNEL[7]. If the DSTC with which a product equipped supports HW-64 channels, always write "00" to CHANNEL[7:6].

bit[29:16] HWDESP[13:0]

Access	Function
Writing	A write access to these bits writes the channel number of HWDESP[n] specified in CHANNEL[7:0].
Reading	A read access to these bits reads the channel number of HWDESP[n] specified in CHANNEL[7:0].

Align DES to the word boundary. Always write "00" to the lower 2 bits in the HWDESP Register. HWDESP cannot be set to a value larger than "0x3FF0".



5.4 CMD Register

The CMD (Command) Register issues a command to the DSTC and reads the state of the DSTC.

Register configuration

Address:	± 0 $^{\prime}$ 00
Address:	+UXUX

bit	7	6	5	4	3	2	1	0
Field				CME	[7:0]			
Attribute	W	W	W	W	W	W	R	R
Initial value	0	0	0	0	0	0	0	1

Register function

A command can be issued to the DSTC by writing a value to the CMD (Command) Register. Use an 8-bit (byte) access to write a value to this register. The 16-bit write access and 32-bit write access to this register are ignored. In addition, the state (normal state, standby state, transition state 1 and transition state 2) of the DSTC can be checked by reading this register.

In each state of the DSTC, some commands can be issued and some cannot. For details, see Table 3-13.

bit[7:0] CMD[7:0]

Write value	Command	Process details		
0x04	Standby release	Instructs the DSTC to return from the standby state to the normal state.		
0.004	command	mistracis the Boro to retain from the standby state to the normal state.		
		Instructs the DSTC to transit from the normal state to the standby		
		state.		
		Clears SWTR:SWST to "0".		
0,400	Standby transition	Negates the SWINT interrupt signal.		
0x08	command	Clears all HWINT[n] Registers.		
		Negates the HWINT[n] interrupt signal.		
		Negates the ERINT interrupt signal.		
		Set all DQMSK[n] Registers to "1".		
0x10	CWCI D command	Clears SWTR:SWST to "0".		
UXIU	SWCLR command	Negates the SWINT interrupt signal.		
		Clears MONERS:EST to "0".		
0x20	ERCLR command	Negates the ERINT interrupt signal.		
UXZU		Clears MONERS:DER to "0".		
		Clears MONERS:ESTOP to "0".		
0.400	MKCLR command	Clears all DQMSK[n] Registers to "0".		
0x80	WINGER COMMINAND	(This command is ignored in the transition state 2.)		
Value other than	Writing a value other that	an those listed above to CMD[7:0] is prohibited. (If a value other than		
those listed	those listed above is written to CMD[7:0] via a write access such as an RMW access, such write			
above	access may be ignored.)			

Read value	State of DSTC
0x00	Indicates that the DSTC is in the normal state.
0x01	Indicates that the DSTC is in the standby state. (Initial value)
0x02	Indicates that the DSTC is in the transition state 1 (transiting from the standby state to the normal state).
0x03	Indicates that the DSTC is in the transition state 2 (transiting from the normal state to the standby state).
Value other than those listed above	The CMD Register never reads any value other than the above.



5.5 CFG Register

The CFG (configuration) Register sets operation functions of the DSTC.

Register configuration

Address: +0x09

bit	15	14	13	12	11	10	9	8
Field	Reserved	SWPR[2:0]		ESTE	RBDIS	ERINTE	SWINTE	
Attribute	R	R/W		R/W	R/W	R/W	R/W	
Initial value	0		100		0	0	0	0

Register function

The CFG (configuration) Register sets operation functions of the DSTC. Use an 8-bit (byte) access to write a value to this register. The 16-bit write access and 32-bit write access to this register are ignored. When the DSTC is in the normal state, no write access can be made to this register.

bit[8] SWINTE (Software interrupt enable)

Access	Function
M/siting "O"	Disables the SWINT interrupt. (Initial value)
Writing "0"	If SWTR:SWST has been set to "1", the DSTC does not generate the SWINT interrupt.
Writing "1"	Enables the SWINT interrupt.
	If SWTR:SWST has been set to "1", the DSTC generates the SWINT interrupt.
Reading	A read access to this bit reads the value of this bit.

bit[9] ERINTE (Error interrupt enable)

Access	Function
	Disables the ERINT interrupt. (Initial value)
Writing "0"	If MONERS:EST has been set to "001", "010", "100" or "101",
	the DSTC does not generate the ERINT interrupt.
	Enables the ERINT interrupt.
Writing "1"	If MONERS:EST has been set to "001", "010", "100" or "101",
	the DSTC generates the ERINT interrupt.
Reading	A read access to this bit reads the value of this bit.

MONERS:EST="011" is transfer compulsory stop error by standby transition command. In this case, ERINT interrupt is not asserted. For details, see "3.2.9 Standby Function"

bit[10] RBDIS (Read skip buffer disable)

Access	Function			
M/riting "O"	Enables the read skip buffer function of the DES. (Initial value)			
Writing "0"	The HWDESP[n] reference skip function of HWDESPBUF is enabled.			
Writing "1"	Disables the read skip buffer function.			
	The HWDESP[n] reference skip function of HWDESPBUF is disabled.			
Reading	A read access to this bit reads the value of this bit.			

If the RBDIS bit is set to "0", the read skip buffer function and HWDESPBUF function shown in Figure 3-5 are enabled. Accordingly, the DSTC skips referring to the DES and HWDESP[n] Register on the memory and, in turn, the processing speed of the DSTC increases. Nonetheless, the DSTC may not be able to recognize a change in the value of DV of DES0 by the CPU or the modification of the value of the HWDESP[n] Register. Therefore, if the value of DV of DES0 has been changed or the value of the



HWDESP[n] Register has been modified, write "1" to the RBDIS bit. If the RBDIS bit is set to "1", the DSTC does not use the read skip buffer function or the HWDESPBUF function, but it operates referring to the DES value on the memory and the value of the HWDESP[n] Register. After the DSTC has executed processes with updated values of the DES and the HWDESP[n] Register, the buffer function can be enabled again by writing "0" to the RBDIS Register.

bit[11] ESTE (Error stop enable)

Access	Function
Writing "O"	The DSTC does not enter the error stop state even when a transfer error occurs. (Initial value)
Writing "0"	If there is another transfer request, the DSTC starts the transfer for that request.
Writing "1"	The DSTC enters the error stop state when a transfer error occurs.
	If there is another transfer request, the DSTC holds the start of the transfer for that request.
Reading	A read access to this bit reads the value of this bit.

bit[12:14] SWPR[2:0] (Software transfer priority)

In the arbitration of Arbiter 2, if the SW transfer request conflicts with the HW transfer request, Arbiter 2 specifies the probability of the SW transfer acquiring the transfer right. The value of the SWPR bits can be modified even when the DSTC is executing a transfer. After the value of the SWPR bits in the CFG Register has been modified, it is applied from the next SW Start Trigger.

Access	Function
	Sets the priority of the SW transfer to the highest priority.
Writing "000"	(If an SW transfer request is made while an HW transfer is in progress, the SW transfer starts after
	the HW transfer has ended.)
Writing "001"	Sets the probability of the SW transfer acquiring the transfer right to 1/2.
Writing "010"	Sets the probability of the SW transfer acquiring the transfer right to 1/3.
Writing "011"	Sets the probability of the SW transfer acquiring the transfer right to 1/7.
Writing "100"	Sets the probability of the SW transfer acquiring the transfer right to 1/15. (Initial value)
Writing "101"	Sets the probability of the SW transfer acquiring the transfer right to 1/31.
Writing "110"	Sets the probability of the SW transfer acquiring the transfer right to 1/63.
Writing "111"	Sets the priority of the SW transfer to the lowest priority.
vviiding 111	(The SW transfer starts only when there is no HW transfer request.)
Reading	A read access to these bits reads the value of these bits.

bit[15] Reserved

Write "0" in a write access to this bit. In a read access to this bit, "0" is read out.



5.6 SWTR Register

The SWTR (Software trigger) Register issues the Start Trigger of the SW Start transfer.

Register configuration

Address: +0x0A

bit	31	30	29	16
Field	SWST	SWREQ		SWDESP[13:0]
Attribute	R	R		R/W
Initial value	0	0		0000000000000

Register function

The SWTR (Software trigger) Register issues the Start Trigger of the SW Transfer if a write access to this register is made. Use the 16-bit (halfword) access to write a value to this register. The 32-bit (word) write access is ignored. If the SW Start instruction has been executed, and that transfer has not ended (SWREQ \neq 0) or the DSTC is not in the normal state (CMD \neq 00) or the DSTC is in the error stop state (ESTOP \neq 0), the DSTC ignores the write access from the CPU and also the new SW Start transfer request.

bit[29:16] SWDESP[13:0] (Software DES pointer)

Write the value of DESP of the DES to be started. The DSTC transfers data according to the DES area of DESTP+SWDESP. If a Chain Start is executed during the SW Transfer, SWDESP is updated by the DSTC to the value of DESP used in the Chain Start. Align DES to the word boundary. Always write "00" to the lower 2 bits in SWDESP. SWDESP cannot be set to a value larger than "0x3FF0".

Access	Function
Writing	A write access to these bits specifies the DESP for transfer to be started by the SW Start.
Reading	These bits indicate the DESP for SW Start transfer that is in progress or that has been ended.

bit[30] SWREQ (Software request)

The SWREQ bit is a read-only bit indicating whether the execution of the SW Transfer is pending, or the SW Transfer as well as the Chain Start transfer are being executed. The value written to this bit is ignored. A write access (Start Trigger) to the SWTR Register sets the SWREQ bit to "1". If the SW Transfer ends normally, abnormally, or is waiting for a Start Trigger, SWREQ is reset to "0".

Access	Function
Writing	The value written to this bit is meaningless.
Reading "0"	Indicate that either the SW Transfer is not requested or has been ended.
Reading "1"	Indicate that either the SW Transfer is pending or the DSTC is performing the SW Transfer.

bit[31] SWST (Software status)

The SWST bit is a read-only bit for sending the SW Transfer end notification to the CPU. The interrupt flag set is specified in the DES of the SW Transfer. If the SW Transfer ends normally, SWST is set to "1". SWST is cleared to "0" by the SWCLR command, the standby transition command or the write access to the SWTR Register. In the case of (CFG:SWINTE = 1)&&(SWTR:SWST == 1), the SWINT interrupt signal is asserted.

Access	Function	
Writing	The value written to this bit is meaningless.	
Reading "0"	Indicates that the SW Transfer has not ended normally.	
Reading "1"	Indicates that the SW Transfer has ended normally.	



5.7 MONERS Register

The MONERS Register shows details of a transfer error that has occurred.

Register configuration

Address: +0x	0C							
bit	31	30	29	28	27	26	25	24
Field	Reser	ved		EDESP[13:8]				
Attribute	R	R	R	R	R	R	R	R
Initial value	0	0	Χ	X	X	Х	X	Х
bit	23	22	21	20	19	18	17	16
Field				EDESP	[7:0]			
Attribute	R	R	R	R	R	R	R	R
Initial value	X	X	Χ	X	X	X	0	0
bit	15	14	13	12	11	10	9	8
Field				ECH[7	7:0]			
Attribute	R	R	R	R	R	R	R	R
Initial value	Χ	X	X	Χ	X	Х	X	Х
bit	7	6	5	4	3	2	1	0
Field	Reserved	EHS	Reserved	ESTOP	DER		EST[2:0]	
Attribute	R	R	R	R	R		R	
Initial value	X	Χ	X	0	0		000	

Register function

The MONERS Register is a read-only register. The write access to this register is ignored. If a transfer error occurs, details of that error are recorded in the MONERS Register. Details of an error can be checked by referring to the MONERS Register. If MONER:EST indicates that an error has occurred, the DSTC can generate an ERINT interrupt. If the ERINTE bit is set to "1", the ERINT interrupt signal for the NVIC is asserted. The values of the MONERS Register and the ERINT interrupt can be cleared by issuing an ERCLR command to the CMD Register.

For details of the contents of MONERS register, see "3.2.8 MONERS Register "

bit[2:0] EST[2:0] (Error status)

EST indicates details of an error that has occurred. In the case of EST ≠ 000, even if a new transfer error occurs, DESP keeps details of the previous transfer error. ESTOP is cleared to "000" by the ERCLR command.

Access	Function
Writing	Writing a value to DESP causes no operation to be executed.
Reading "000"	No error has occurred. (initial value)
Reading "001"	Source access error
Reading "010"	Destination access error
Reading "011"	Transfer compulsory stop error by standby transition command.
Reading "100"	DES access error
Reading "101"	DES open error
Reading a value	
other than those	Undefined
listed above	



bit[3] DER (Double error)

The DER bit indicates whether a double error has occurred. With the EST[2:0] bits set to a value other than "000" and the DER bit set to "0", if a new transfer error occurs, the DER bit is set to "1". The DER bit is cleared to "0" by the ERCLR command.

Access	Function			
Writing	Writing a value to DESP causes no operation to be executed.			
Reading "0"	Indicates that no double error has occurred. (Initial value)			
Reading "1"	Indicates that a double error has occurred.			

bit[4] ESTOP (Error stop)

The ESTOP bit indicates that the DSTC is in the error stop state. With CFG:ESTE set to "1", if a transfer error occurs, the ESTOP bit is set to "1". In the error stop state, the transfer start of the DSTC is held. The ESTOP bit is cleared to "0" by the ERCLR command. If this bit is cleared to "0", the transfer held starts. If this bit is "1", a write access to the SWTR Register is ignored.

Access Function			
Writing	Writing a value to DESP causes no operation to be executed.		
Reading "0"	Indicates that the DSTC is not in the error stop state. (Initial value)		
Reading "1"	Indicates that the DSTC is in the error stop state.		

bit[5] Reserved

The read value is indeterminate. The value written to this bit is ignored.

bit[6] EHS (Error hardware software)

The EHS bit indicates whether the DES that has caused an error has been started by the HW Start or by the SW Start. In the case of EST \neq 000, even if a new transfer error occurs, DESP keeps details of the previous transfer error. In the case of EST = 000, the value of DESP is undefined.

Access	Function
Writing	Writing a value to this bit does not cause any operation to be executed.
Reading "0"	An error has occurred in a transfer started by the SW Start or by the Chain Start in that SW Start.
Reading "1"	An error has occurred in a transfer started by the HW Start or by the Chain Start in that HW Start.

bit[7] Reserved

The read value is indeterminate. The value written to this bit is ignored.

bit[15:8] ECH[7:0] (Error hardware channel)

If the EST[2:0] bits are not "000" and the EHS bit is "1", the ECH[7:0] bits indicate the number of the HW Start channel that has caused an error. In the case of EST \neq 000, even if a new transfer error occurs, the ECH[7:0] bits keep the HW Start channel number of the previous transfer error. If the EST[2:0] bits are "000" or the EHS bit is "0", the value of the ECH[7:0] bits is indeterminate.

Access	Function
Writing	Writing a value to these bits does not cause any operation to be executed.
Reading	The ECH[7:0] bits indicate the HW channel number if the DES that has caused a transfer error
	was started by the HW Start.



bit[29:16] EDESP [13:0](Error DES pointer)

The EDESP[13:0] bits indicate the DESP of the DES that has caused a transfer error. In the case of EST \neq 000, even if a new transfer error occurs, the EDESP[13:0] bits keep the DESP of the DES of the previous transfer error. In the case of EST = 000, the value of the EDESP[13:0] bits is indeterminate. The EDESP[1:0] bits always read "0".

Access	Function	
Writing	Writing a value to these bits does not cause any operation to be executed.	
Reading	The EDESP[13:0] bits indicate the DESP of the DES that has caused a transfer error.	

bit[31:30] Reserved

The read value is "00". The value written to these bits is ignored.



5.8 DREQENB[n] Register

The DREQENB[n] Register determines whether HW channel n is used.

Register configuration

Address		
0x10	Field	DREQENB[31:0]
+0x14	Field	DREQENB[63:32]
+0x18	Field	DREQENB[95:64]
+0x1C	Field	DREQENB[127:96]
+0x20	Field	DREQENB[159:128]
+0x24	Field	DREQENB[191:160]
+0x28	Field	DREQENB[223:192]
+0x2C	Field	DREQENB[255:224]
Attribute		R/W
(applicable to all areas)		
Initial value		0x00000000
(applicable to all areas)		

Register function

The DREQENB[n] (DMA request enable) Register determines whether HW channel n is used in the initial settings. When the DSTC is in the normal state, write access can be made to this register.

Write "1" to the DREQENB[n] Register to use HW channel n. Write "0" to the DREQENB[n] Register to not use HW channel n. If the DREQENB[n] Register is "0", the interrupt signal or transfer request signal (DREQ[n]) of a peripheral connected to the DSTC is ignored. The value of the DREQENB[n] Register cannot be modified by the DSTC.

In case that the peripheral interrupts are shared with transfer request to DSTC, the value of the DREQENB[n] Register determines which of the interrupt signal from a peripheral and HWINT[n] from the DSTC is selected as an interrupt signal connected to the NVIC. For its details, see "2 DSTC Operations Overview and DSTC System Configuration".

bit[255:0] DREQENB[255:0] (DMA request enable)

Access	Function
Writing "0"	Disables the DREQ signal from the peripheral. (Initial value)
Writing "1"	Enables the DREQ signal from the peripheral.
Reading	A read access to these bits reads the value of these bits.

If the DSTC installed in a product supports HW-128 channels, the DREQENB[255:128] bits are a reserved area whose value is fixed at "0".

If the DSTC installed in a product supports HW-64 channels, the DREQENB[255:64] bits are a reserved area whose value is fixed at "0".



5.9 HWINT[n] Register

The HWINT[n] Register sends the HW Transfer end notification to the CPU.

Register configuration

Address		
+0x30	Field	HWINT[31:0]
+0x34	Field	HWINT[63:32]
+0x38	Field	HWINT[95:64]
+0x3C	Field	HWINT[127:96]
+0x40	Field	HWINT[159:128]
+0x44	Field	HWINT[191:160]
+0x48	Field	HWINT[223:192]
+0x4C	Field	HWINT[255:224]
Attribute		R
(applicable to all areas)		
Initial value		0x00000000000000
(applicable to all areas)		

Register function

The HWINT[n] (Hardware transfer interrupt) Register is a read-only register for sending the HW Transfer end notification to the CPU. The write access to this register is ignored.

If the interrupt flag set is specified in the DES started by the HW Start, or CHRS in the DES started by the Chain Start after the DES started by the HW Start, the HWINT[n] Register is set to "1". The HWINT[n] Register can be cleared to "0" by writing "1" to the HWINTCLR[n] Register or issuing the standby transition command. If the HWINT[n] Register is set to "1", the HW transfer completion interrupt signal from the DSTC (HWINT[n]) for the NVIC is asserted.

bit[255:0] HWINT[255:0] (Hardware transfer interrupt)

Access	Function
Writing	Causes no operation to be executed.
Reading "0"	Indicates that the HW Transfer started has not ended normally.
Reading "1"	Indicates that the HW Transfer started has ended normally.

If the DSTC installed in a product supports HW-128 channels, the HWINT[255:128] bits are a reserved area whose value is fixed at "0".

If the DSTC installed in a product supports HW-64 channels, the HWINT[255:64] bits are a reserved area whose value is fixed at "0".



5.10 HWINTCLR[n] Register

The HWINTCLR[n] Register is a register for clearing the HWINT[n] Register.

Register configuration

Address		
+0x50	Field	HWINTCLR[31:0]
+0x54	Field	HWINTCLR[63:32]
+0x58	Field	HWINTCLR[95:64]
+0x5C	Field	HWINTCLR[127:96]
+0x60	Field	HWINTCLR[159:128]
+0x64	Field	HWINTCLR[191:160]
+0x68	Field	HWINTCLR[223:192]
+0x6C	Field	HWINTCLR[255:224]
Attribute		W
(applicable to all areas)		
Initial value		0x00000000000000
(applicable to all areas)		

Register function

The HWINTCLR[n] Register is a write-only register for clearing the HWINT[n] Register from the CPU. When the DSTC is not in the normal state, no write access can be made to this register.

Writing "1" to this register can clear the HWINT[n] Register to "0". Writing "0" to this register is ignored. The read value is always "0".

bit[255:0] HWINTCLR[255:0] (Hardware transfer interrupt clear)

Access	Function
Writing "0"	Causes no operation to be executed.
Writing "1"	Clears the HWINT[n] Register to "0".
Reading	All bits in this register always read "0".

If the DSTC installed in a product supports HW-128 channels, the HWINTCLR[255:128] bits are a reserved area whose value is fixed at "0".

If the DSTC installed in a product supports HW-64 channels, the HWINTCLR[255:64] bits are a reserved area whose value is fixed at "0".



5.11 DQMSK[n] Register

The DQMSK[n] Register indicates whether the HW Start transfer request is being suppressed.

Register configuration

Address		
+0x70	Field	DQMSK[31:0]
+0x74	Field	DQMSK[63:32]
+0x78	Field	DQMSK[95:64]
+0x7C	Field	DQMSK[127:96]
+0x80	Field	DQMSK[159:128]
+0x84	Field	DQMSK[191:160]
+0x88	Field	DQMSK[223:192]
+0x8C	Field	DQMSK[255:224]
Attribute		R
(applicable to all areas)		
Initial value		0x0000000
(applicable to all areas)		

Register function

The DQMSK[n] Register is a read-only register. The write access to this register is ignored. That this register is "1" indicates the HW Start transfer request (DREQ[n]) to the DSTC is being suppressed. If one of the following conditions is met, the DSTC sets DQMSK[n] to "1" and suppresses transfer requests.

- A transfer error has occurred at a transfer on HW channel n.
- The CPU has issued a standby transition command to the CMD Register.
- DMSET in the DES for the transfer on HW channel n is "1" and the DSTC has executed a DES close process.

If one of the following conditions is met, the DSTC clears DQMSK[n] to "0" and releases the suppression of transfer requests.

- "1" has been written to the DQMSKCLR[n] Register.
- The CPU has issued a standby transition command to the CMD Register.

bit[255:0] DQMSK[255:0] (DMA request mask)

Access	Function
Writing	Causes no operation to be executed.
Reading "0"	Indicates that the DREQ[n] signal from the peripheral is not being suppressed.
Reading "1"	Indicates that the DREQ[n] signal from the peripheral is being suppressed.

If the DSTC installed in a product supports HW-128 channels, the DQMSK[255:128] bits are a reserved area whose value is fixed at "0".

If the DSTC installed in a product supports HW-64 channels, the DQMSK[255:64] bits are a reserved area whose value is fixed at "0".



5.12 DQMSKCLR[n] Register

The DQMSKCLR[n] Register is a register for clearing the DQMSK[n] Register.

Register configuration

Address		
+0x90	Field	DQMSKCLR[31:0]
+0x94	Field	DQMSKCLR[63:32]
+0x98	Field	DQMSKCLR[95:64]
+0x9C	Field	DQMSKCLR[127:96]
+0xA0	Field	DQMSKCLR[159:128]
+0xA4	Field	DQMSKCLR[191:160]
+0xA8	Field	DQMSKCLR[223:192]
+0xAC	Field	DQMSKCLR[255:224]
Attribute		W
(applicable to all areas)		
Initial value		0x00000000
(applicable to all areas)		

Register function

The DQMSKCLR[n] Register is a write-only register. When the DSTC is in the standby state, no write access can be made to this register.

If "1" is written to this register, the DQMSK[n] Register is cleared to "0". Clearing the DQMSK[n] Register makes a suppressed HW transfer start immediately. Therefore, complete the setup of the peripheral for that suppressed transfer and the setup of the DES before clearing the DQMSK[n] Register.

bit[255:0] DQMSKCLR[255:0] (DMA request mask clear)

Access	Function
Writing "0"	No operation is executed.
Writing "1"	Clears the DQMSK[n] Register to "0".
Reading	All bits in this register always read "0".

If the DSTC installed in a product supports HW-128 channels, the DQMSKCLR[255:128] bits are a reserved area whose value is fixed at "0".

If the DSTC installed in a product supports HW-64 channels, the DQMSKCLR[255:64] bits are a reserved area whose value is fixed at "0".



R/W

R/W

R

W

R/W

R/W

5.13 Descriptor 0 (DES0)

This section explains details of Descriptor 0 (DES0). DES0 sets the basic settings of a transfer.

Descriptor configuration

Address: DESTP + DESP + 0x00 bit 31 30 29 28 27 26 25 24 Field PCHK[3:0] Reserved ACK[1:0] C attribute R/W R/W R/W R/W R/W R/W R/W R/W D attribute R R R R R R R R bit 23 22 21 20 19 18 17 16 Field CHLK **DMSET** CHRS[5:0] C attribute R/W R/W R/W R/W R/W R/W R/W R/W D attribute R R R R R R R R bit 15 14 13 12 11 10 9 8 Field DAC[1:0] SAC[2:0] TW C attribute R/W R/W R/W R/W R/W R/W R/W R/W D attribute R R R R R R R R bit 7 6 5 4 3 2 0 Field ORL[2:0] MODE ST[1:0] DV[1:0]

R/W

R

C attribute

D attribute

The row C attribute in the table above indicates the attribute of the R/W access from the CPU.

R/W

R

R

W

R/W

R

The row D attribute in the table above indicates the attribute of the R/W access from the DSTC.

The DES area is built on the memory. As all initial values are indeterminate, they are omitted.

Descriptor function

bit[1:0] DV[1:0] (Descriptor valid)

R/W

R

The DV[1:0] bits specify which of the CPU and the DSTC the ownership of the DES belongs to. The DV[1:0] bits also specify whether a transfer is executed after the DES open process and whether the DES close process is to be executed. In the DES close process, the DV[1:0] bits are updated to "00" by the DSTC.

If DV[1] is set to "1", specific restrictions on reloading the transfer counter and transfer address are added. If DV[1] is set to "1" and the settings of the DES make the values of DES1, DES2 and DES3 not return to their respective values, the DSTC notifies of the CPU a DES open error.

Value	Function
00	The owner is the CPU. No transfer is executed. No DES close process is executed.
	(If the DSTC read this value, the DSTC notifies a DES open error.)
01	The owner is the DSTC. A transfer is executed. The DES close process is executed.
10	The owner is the DSTC. No transfer is executed. The DES close process is executed.
11	The owner is the DSTC. A transfer is executed. No DES close process is executed.

^{*}Symbols for DES area:



bit[3:2] ST[1:0] (Transfer status)

After the transfer specified in a DES has ended, in a DES close process, the DSTC writes the end status value to the ST[1:0] bits. If the DSTC does not execute the DES close process, the value initially set by the CPU remains in the ST[1:0] bits. At the start of a transfer, the value in this area has no effect on the operation of the DSTC.

If a transfer ends abnormally due to a DES access error or a DES open error, the DSTC does not execute a DES close process and does not write data to the ST[1:0] bits either because the DSTC cannot access the DES area. Such error notifications are executed according to the MONERS Register of the DSTC but not ST of the DES.

Value	Function	
00	The transfer has ended normally.	
01	The transfer has ended abnormally because an error occurred at a transfer source access.	
10	The transfer has ended abnormally because an error occurred at a transfer destination access.	
11	The transfer has ended abnormally because a transfer compulsory stopped by standby transition	
11	command is issued from CPU.	

bit[4] MODE (Transfer mode)

The MODE bit selects a transfer mode. In mode 0, the DSTC executes transfers for IIN times of data transfers for one Start Trigger. In mode 1, the DSTC executes transfers one transfer for one Start Trigger. To make the DSTC execute an HW Transfer at a Start Trigger from a peripheral that has to have to a handshake with the DSTC at every data transfer, use mode 1. The DSTC does not modify the value of this area.

Value	Function		
0	The transfer is to be executed in mode 0.		
1	The transfer is to be executed in mode 1.		

bit[7:5] ORL[2:0] (Outer reload)

The ORL[2:0] specify whether OuterReload for the transfer number counter of DES1 (ORM/IRM/IIN), the transfer source address of DES2 (SA) and the transfer destination address (DA) of DES3 is executed after ORM×IIN times of transfer have ended. The DES size is determined by the value of ORL. The respective relative addresses from the DESP of DES4 to DES6 vary according to the value of the ORL[2:0] bits. The DSTC does not modify the value of this area.

bit	Value	Function	
ORL[0]	0	OuterReload for DES1 is not to be executed. DES4 area is not required.	
OKL[0]	1	OuterReload for DES1 is to be executed. DES4 area is required.	
ODI [4]	0	OuterReload for DES2 is not to be executed. DES5 area is not required.	
ORL[1]	1	OuterReload for DES2 is to be executed. DES5 area is required.	
ODI (3)	0	OuterReload for DES3 is not to be executed. DES6 area is not required.	
ORL[2]	1	OuterReload for DES3 is to be executed. DES6 area is required.	

bit[9:8] TW[1:0] (Transfer width)

The TW[1:0] specify the data width in a single transfer. The DSTC does not modify the value of this area.

Value	Function	
00	0 8 bits (byte)	
01	16 bits (halfword)	
10	32 bits (word)	
11	Setting prohibited (If the DSTC reads "11" from TW, notifies a DES open error.)	



bit[12:10] SAC[2:0] (Source Address Control)

The SAC[2:0] specify the method of updating the transfer source address during a transfer. The DSTC does not modify the value of this area. The setting is that DES0.DV[1]=1 and DES2 is need to rebuild (DES2 is not returned to the start value), caused to notify a DES open error from the DSTC.

Value	Function		
000	The address is increased by TW×1 at every transfer without InnerReload.		
001	The address is increased by TW×1 at every transfer with InnerReload.		
010	The address is increased by TW×2 at every transfer without InnerReload.		
011	The address is increased by TW×2 at every transfer with InnerReload.		
100	The address is increased by TW×4 at every transfer without InnerReload.		
101	The transfer address remains unchanged during a transfer.		
110	The address is decreased by TW×1 at every transfer without InnerReload.		
111	The address is decreased by TW×1 at every transfer with InnerReload.		

bit[15:13] DAC[2:0] (Destination Address Control)

The DAC[2:0] specify the method of updating the transfer destination address during a transfer. The DSTC does not modify the value of this area. The setting is that DES0.DV[1]=1 and DES3 is need to rebuild (DES3 is not returned to the start value), caused to notify a DES open error from the DSTC.

Value	Function			
000	The address is increased by TW×1 at every transfer without InnerReload.			
001	The address is increased by TW×1 at every transfer with InnerReload.			
010	The address is increased by TW×2 at every transfer without InnerReload.			
011	The address is increased by TW×2 at every transfer with InnerReload.			
100	The address is increased by TW×4 at every transfer without InnerReload.			
101	The transfer address remains unchanged during a transfer.			
110	The address is decreased by TW×1 at every transfer without InnerReload.			
111	The address is decreased by TW×1 at every transfer with InnerReload.			

bit[21:16] CHRS[5:0] (Chain & Return Status)

The CHRS[5:0] bits specify the process to be executed after specified times of transfer have been executed.

bit	Condition for selection	Value	Function
		00	No interrupt flag is set. There is no Chain Start.
CHRS[1:0]	IRM ≠ 1	01	An interrupt flag has been set. There is no Chain Start.
CHR3[1.0]	ORM: ignore	10	No interrupt flag is set. There is a Chain Start in the succeeding DES.
		11	No interrupt flag is set. There is a Chain Start in the current DES.
		00	No interrupt flag is set. There is no Chain Start.
CHRS[3:2]	IRM = 1	01	An interrupt flag has been set. There is no Chain Start.
CHR3[3.2]	ORM ≠ 1	10	No interrupt flag is set. There is a Chain Start in the succeeding DES.
		11	No interrupt flag is set. There is a Chain Start in the current DES.
		00	No interrupt flag is set. There is no Chain Start.
CHRS[5:4]	IRM = 1	01	An interrupt flag has been set. There is no Chain Start.
CHK3[5.4]	ORM = 1	10	No interrupt flag is set. There is a Chain Start in the succeeding DES.
		11	11: Setting prohibited (A DES open error occurs.)



The status of the transfer number counter determines which of CHRS[5:4], CHRS[3:2] and CHRS[1:0] the DSTC follows when executing the next process after the current DES. If there is an interrupt flag set instruction, an SW Start Trigger, and a Chain Start Trigger after that SW Start Trigger set the SWST bit to the SWTR register to 1. An HW Start Trigger, and a Chain Start Trigger after that HW Start Trigger set the HWINT[n] register to 1. When MODE is 0, as CHRS[1:0] is meaningless, write 00 to it. If MODE is 0 and CHRS[1:0] is not 00, a DES open error occurs. The DSTC does not modify the value of this area.

bit[22] DMSET (DREQ Mask Set)

For a DES to be started by the HW Start directly from channel n of a peripheral, and a DES to be started by the Chain Start from the DES mentioned before, with the DMSET bit set to 1, if the DES close process is not executed, the bit corresponding to that DES in the DQMSK[n] Register is set to 1. The DSTC does not modify the value of this area.

Value		Function	
The DQMSK[n] Register is not set to 1 when the DES close process for an HW Transfer is			
	1	The DQMSK[n] Register is set to 1 when the DES close process for an HW Transfer is executed.	

bit[23] CHLK (Chain Lock)

The CHLK bit specifies whether to execute the next transfer started by the Chain Start immediately after the current transfer (Chain Lock) or to enable other transfers to be executed before the next transfer started by the Chain Start. With the CHLK bit set to 1, if any of CHRS[5], CHRS[3] and CHRS[1] is not 1 (Chain Start selected), a DES open error occurs. The DSTC does not modify the value of this area.

Value	Value Function	
0	After the current transfer, other transfers can be executed before the Chain Start transfer.	
1	The Chain Start transfer is executed immediately after the current transfer.	

bit[25:24] ACK[1:0] (Acknowledge)

The ACK[1:0] bits set the value for adjusting the timing of DSTC outputting the DMA transfer request acknowledge signal to a peripheral device when the HW Transfer is used. If the HW Transfer is used, set the ACK[1:0] bits to "01" for a DES to be directly started by the HW Start from a peripheral device. For the DES started by the Chain Start from the HW Transfer, the DES used in the SW Transfer, and the DES started by the Chain Start from the SW Transfer, set the ACK[1:0] bits to "00". The DSTC does not modify the value of this area.

Value	Function		
00	The DSTC does not output the DMA transfer acknowledge signal to the peripheral connected to the		
00	DSTC.		
01	The DSTC outputs the DMA transfer acknowledge signal to the peripheral connected to the DSTC.		
10, 11	Reserved		

bit[27:26] Reserved

Write 00 to this area. If 00 is not written to this area, the DSTC notifies the CPU of a DES open error. The DSTC does not modify the value of this area.

bit[31:28] PCHK[3:0] (Parity Check)

The PCHK[3:0] bits set the parity (to be called "equation" below) of the DES0 area. PCHK[3:0] != (DES0[27:24] ^ DES0[23:20] ^ DES0[19:16] ^ DES0[15:12] ^ DES0[11:8] ^ DES0[7:4]) The CPU calculates the parity value while building the DES. The DSTC checks the consistency between PCHK[3:0] and the value of DES0 area. If a parity error occurs, the DSTC notifies the CPU of a DES open error. The DSTC does not modify the value of this area. The operation target of PCHK[3:0] is the area of DES0[27:4], which the DSTC does not modify. A change in the value of DES0[3:0] does not affect the value of PCHK[3:0].



5.14 Descriptor 1 (DES1)

This section explains details of Descriptor 1 (DES1). DES1 sets the number of transfers. The configuration and functions of DES1 area in mode 0 (DES0.MODE=0) are different from those in mode 1 (DES0.MODE=1).

Descriptor configuration (in mode 0)

Address: DESTP + DESP + 0x04

bit	31 16	15 0
Field	ORM[15:0]	IIN[15:0]
C attribute	R/W	R/W
D attribute	R/W	R/W

Descriptor function (in mode 0)

bit[15:0] IIN[15:0] (Inner loop initial)

The IIN[15:0] bits specify the initial value of the inner loop counter in the transfer number counter. They can be set to a value in the range of "1" to "65536" inclusive. Setting the IIN[15:0] bits to "0x0000" is equivalent to setting them to "65536". The DSTC imports the value of IIN and uses it as the internal loop counter remain value (IRM). Therefore, in mode 0, it is not necessary to specify the IRM.

The DSTC does not modify the value of this area during a transfer. If OuterReload of DES1 is enabled (ORL[0] = 1), the DSTC copies the value of DES[15:0] to IIN.

bit[31:16] ORM[15:0] (Outer loop remain)

The ORM[15:0] bits specify the remain value of the outer loop counter in the transfer number counter. They can be set to a value in the range of "1" to "65536" inclusive. Setting the ORM[15:0] bits to "0x0000" is equivalent to setting them to "65536".

The DSTC decreases the value of ORM before writing back it to the DES. The DSTC stores "0x0001" in ORM at the end of a transfer. If OuterReload of DES1 is enabled, the DSTC copies the value of DES4[31:16] to ORM after the final transfer. If the transfer ends in the form of error, the DSTC stores the value appearing before the end of the transfer, and in turn, it is necessary to initialize the ORM[15:0] bits via the CPU.

In mode 0, set the number of transfers to a value within the following range. If the value is out of the range, the DSTC notifies a DES open error to the CPU.

```
If ORM = 65536, IIN < 0x2000 If ORM \geq 0x8000, IIN < 0x4000 If ORM \geq 0x4000, IIN < 0x8000 If ORM \geq 0x2000, IIN < 65536
```

(If ORM is smaller than 0x2000, there is no limit on the value of IIN.)

The setting is that DES0.DV[1]=1 and DES1 is need to rebuild (DES1 is not returned to the start value), caused to notify a DES open error from the DSTC.



Descriptor configuration (in mode 1)

Address: DESTP + DESP + 0x04

bit	31	16	15	8	7		0
Field	ORM[15:0]		IRM[7:0	0]		IIN[7:0]	
C attribute	R/W		R/W			R/W	<u> </u>
D attribute	R/W		R/W			R/W	

Descriptor function (in mode 1)

bit[7:0] IIN[7:0] (Inner loop initial)

The IIN[15:0] bits specify the initial value of the inner loop counter in the transfer number counter. They can be set to a value in the range of "1" to "256" inclusive. Setting the IIN[7:0] bits to "0x00" is equivalent to setting them to "256".

The DSTC does not modify the value of this area during a transfer. If OuterReload of DES1 is enabled, the DSTC copies the value of DES[7:0] to the IIN[7:0] bits after the final transfer.

bit[15:8] IRM[7:0] (Inner loop remain)

The IRM[7:0] bits specify the remain value of the inner loop counter in the transfer number counter. Set the IRM[7:0] bits to the same value as the IIN[7:0] bits.

The DSTC decreases the value of the IRM[7:0] bits before writing back it to the DES. The DSTC stores "0x01" in IRM at the end of a transfer. If OuterReload of DES1 is enabled, the DSTC copies the value of DES4[15:8] to the IRM[7:0] bits after the final transfer. If the transfer ends in the form of error, the DSTC stores the value appearing before the end of the transfer, and in turn, it is necessary to initialize the IRM[7:0] bits via the CPU. If the DSTC detects that the value of the IRM[7:0] bits is larger than the value of the IIN[7:0] bits, it notifies the system of a DES open error.

bit[31:16] ORM[15:0] (Outer loop remain)

The ORM[15:0] bits specify the remain value of the outer loop counter in the transfer number counter. They can be set to a value in the range of "1" to "65536" inclusive. Setting the ORM[15:0] bits to "0x0000" is equivalent to setting them to "65536".

The DSTC decreases the value of the ORM[15:0] bits before writing back it to the DES. The DSTC stores "0x0001" in the ORM[15:0] bits at the end of a transfer. If OuterReload of DES1 is enabled, the DSTC copies the value of DES4[31:16] to the IRM[7:0] bits after the final transfer. If the transfer ends in the form of error, the DSTC stores the value appearing before the end of the transfer, and in turn, it is necessary to initialize the ORM[15:0] bits via the CPU.

The setting is that DES0.DV[1]=1 and DES1 is need to rebuild (DES1 is not returned to the start value), caused to notify a DES open error from the DSTC.



5.15 Descriptor 2 (DES2)

This section explains details of Descriptor 2 (DES2).

DES2 Descriptor configuration

Address: DESTP + DESP + 0x08

bit	31 0
Field	SA[31:0]
C attribute	R/W
D attribute	R/W

DES2 Descriptor function

bit[31:0] SA[31:0] (Source address)

The SA[31:0] bits set the transfer source address. The SA[31:0] bits cannot be set to a value unaligned to the data size specified in DES0:TW. The DSTC updates the value of DES3 when writing back values to the DES. If OuterReload of DES2 is enabled (ORL[1] = 1), the DSTC copies the value of DES5 to DES2. Pay attention to the value at the end of a transfer if InnerReload/OuterReload of the transfer source address is not enabled. If the transfer ends in the form of error, the DSTC stores the value appearing before the end of the transfer, and in turn, it is necessary to initialize the SA[31:0] bits via the CPU.

5.16 Descriptor 3 (DES3)

This section explains details of Descriptor 3 (DES3).

DES3 Descriptor configuration

Address: DESTP + DESP + 0x0C

bit	31
Field	DA[31:0]
C attribute	R/W
D attribute	R/W

DES3 Descriptor function

bit[31:0] DA[31:0] (Destination Address)

The DA[31:0] bits set the transfer destination address. The DA[31:0] bits cannot be set to a value unaligned to the data size specified in DES0:TW. The DSTC updates the value of DES3 when writing back values to the DES. If OuterReload of DES3 is enabled (ORL[2] = 1), the DSTC copies the value of DES6 to DES3. Pay attention to the value at the end of a transfer if InnerReload/OuterReload of the transfer destination address is not enabled. If the transfer ends in the form of error, the DSTC stores the value appearing before the end of the transfer, and in turn, it is necessary to initialize the DA[31:0] bits via the CPU.



5.17 Descriptor 4 (DES4)

This section explains details of Descriptor 4 (DES4).

DES4 Descriptor configuration

DES4 Descriptor function

bit[31:0] DES4[31:0] (Descriptor 4)

DES4 sets the value to be loaded to DES1 (number of transfers) in OuterReload. Set DES4 to the same value as DES1 under the same configuration. The DSTC does not modify the value of this area.

5.18 Descriptor 5 (DES5)

This section explains details of Descriptor 5 (DES5).

DES5 Descriptor configuration

DES5 Descriptor function

bit[31:0] DES5[31:0] (Descriptor 5)

DES5 sets the setting to be loaded to DES2 (transfer source start address) in OuterReload. Set DES5 to the same value as DES2. The DSTC does not modify the value of this area.

5.19 Descriptor 6 (DES6)

This section explains details of Descriptor 6 (DES6).

DES6 Descriptor configuration

Address: DESTP + DESP + 0x10 (ORL[2:0] = 100)

Address: DESTP + DESP + 0x14 (ORL[2:0] = 110, 101)

Address: DESTP + DESP + 0x18 (ORL[2:0] = 111)

bit 31 0

Field DES6[31:0]

C attribute R/W

D attribute R

DES6 Descriptor function

bit[31:0] DES6[31:0] (Descriptor 6)

DES6 sets the setting to be loaded to DES3 (transfer destination start address) in OuterReload. Set DES6 to the same value as DES3. The DSTC does not modify the value of this area.

CHAPTER 11: DSTC



CHAPTER 12: I/O Port



This chapter explains the I/O port.

- 1. Overview
- 2. Configuration, Block Diagram, and Operation
- 3. Setup Procedure Example
- 4. Registers
- 5. Usage Precautions



1. Overview

This section provides an overview of the I/O port.

The I/O port of this series provides the following features.

- The I/O port of this series shares the following functions.
 - GPIO

General-purpose I/O ports, which can read an input level and set an output level from the CPU.

- Peripheral input/output
 - Digital input/output signal ports of peripheral functions.
- Special I/O ports
- Analog input port

An analog input port of an A/D converter and LCD controller.

- Analog output port
 - An analog output port of a D/A converter and LCD controller.
- USB port
- Oscillation port
- The followings settings can be made for each pin.
 - You can set whether the I/O port will be used as a GPIO, a digital pin of peripheral functions, or a special pin.
 - You can set whether the I/O port will be used as an input port or an output port.
 - You can enable or disable pull-up.
 - Peripheral functions are assigned to two or more I/O ports with input/output of the same function.
 You can set to which I/O port the function can be allocated (relocation function).
 - By setting registers, you can set the I/O port to Hi-Z status while the CPU is in standby mode.



2. Configuration, Block Diagram, and Operation

This section explains the configuration, block diagram, and operation of the I/O port.

Configuration of the I/O Port

By setting registers of the I/O port, select Input/Output direction and select GPIO/peripheral. Figure 2-1 shows the details of the I/O port.

PFR* Deep standby transition reset EPFR External bus output signal PCR* Peripheral output signal 1 PDSR* Peripheral output signal 2 PDOR PZR* ADE/SPSR/DAE/ Deep standby transition reset EPFR External bus direction signal Peripheral direction signal 1 Peripheral direction signal 2 Input direction if there is no output pin setting DDR PDIR (GPIO read) can be always read when digital input is selected PDIR ADE/ EPFR SPSR/ DAE/ *2 Special pin judgement Peripheral macro Relocation Analog output is Special pin pin input valid when DAE=1 ADC Special pin USB DAC Analog input is valid Oscillation output when ADE/SPSR=1. LCDC

Figure 2-1 Block Diagram of the I/O Port

- ADE/SPSR=1
- DAE=1

^{*1:} When one of the followings is set, I/O port is set to input direction.



- *2: When one of the followings is set, the input value is fixed to 0.
 - Otherwise, the pin is set as the digital input pin.
 - ADE/SPSR=1
 - DAE=1

Notes:

- USB pin does not have pull-up resistor.
- If it does not have a pull-up resistor, the PCR register setting is null.
- PZR register function is implemented only in some specific pins.
 - Only pins described as "PZR register control is enabled" in the remarks column of I/O
 CIRCUIT TYPE of the Data Sheet can control this feature.
- PFR0[4:0] register is not initialized by deep standby transition reset.
- For details of DAE bit, 5.1. D/A Control Register (DACR) in 12-bit D/A CONVERTER in Analog Macro Part.
- The register settings of PFR, DDR, PDIR, PDOR, PCR, and PZR registers are invalid for ports (P49 to P46) in VBAT Domain. These bits have the same configuration as I/O Ports, but they are set with VBAT Registers (VBPFR, VBDDR, VBDIR, VBDOR, and VBPZR). For details on registers, see Chapter "VBAT Domain".

Table 2-1 describes register function.

- The PFR, DDR, PDIR, PDOR, and PCR register have 1-bit control register for each I/O port and select a function for the I/O port.
- The ADE register has 1-bit control register for each I/O port which doubles as an analog input pin and selects a function for the I/O port.
- The SPSR register selects a function for the I/O port which doubles as a USB pin or an oscillation pin.
- The EPFR register has control register for each I/O pin of peripheral functions and selects to which
 I/O port an I/O pin of peripheral functions will be relocated.
- PZR register sets open drain control in pseudo mode by the Hi-Zing I/O port when outputting the High level of a particular pin.
- PDSR register selects drive capability of particular functions.



Table 2-1 Register Function Descriptions

Register Name	Table 2-1 Register Function Descriptions Function Description			
Register Name	runction Description			
ADE	A register to set whether the I/O port will be used as a special pin (an analog input pin) or a digital input/output pin.			
SPSR	A register to set whether the I/O port will be used as a special pin (USB or oscillation) or a digital input/output pin.			
PFR	A register to set whether the I/O port will be used as an input/output pin of GPIO function or an input/output pin of peripheral functions.			
	A register to set whether a pull-up resistor of the I/O port will be connected or disconnected if the I/O port is used as a			
PCR	digital input pin or a digital bidirectional pin.			
	A register to set whether the I/O port will be used as an input pin or an output pin if the I/O port is used as a GPIO			
DDR function pin.				
	Note: If a pin is selected as an I/O pin of peripheral functions, a setting value is invalid.			
	A register to read the level status of the I/O port.			
DDID	- If the I/O port is used as a digital input pin, it reads input level.			
PDIR	- If the I/O port is used as a digital output pin, it reads output level.			
	- If the I/O port is used as an analog input pin, it always reads "0".			
	A register to set output level if the I/O port is used as an output pin of GPIO function.			
DDOD	- When "0" is set, it outputs Low level.			
PDOR	- When "1" is set, it outputs High level.			
	Note: If a pin is selected as GPIO input or input/output of peripheral functions, a setting value is invalid.			
	A register to select a function for an input/output of peripheral functions and set relocation function.			
	- Setting a peripheral output pin			
	It sets whether to produce output for the I/O port or not. In addition, it can also set to which I/O port a pin of peripheral functions will			
	be relocated for each pin.			
EPFR	- Setting a peripheral input pin			
	It can set to which I/O port a pin of peripheral functions will be relocated for each pin.			
	- Setting a peripheral bidirectional pin			
	It can set to which I/O port a pin of peripheral functions will be relocated for each pin			
	This register sets open the drain control of the I/O port.			
	- Set the I/O port to Low output when the I/O port is outputting Low level (pull-up disconnection regardless of PCR setting value)			
	- Set open drain control in pseudo mode by setting the I/O port on Hi-Z status when the I/O port outputs High level (pull-up			
	disconnection regardless of PCR setting value)			
PZR	- Set the I/O port on Hi-Z status when the I/O port is used for input (pull-up disconnection regardless of PCR setting value)			
	Note:			
	This function is implemented only in some specific pins.			
	Only pins described as "PZR register control is enabled" in the remarks column of I/O CIRCUIT TYPE of the Data Sheet			
	can control the open drain.			
	This register controls drive capability of the I/O port.			
	 If the I/O port is used as a digital input pin, it selects output drive capability. 			
	Note:			
PDSR	This function is implemented only in some specific pins.			
	Only pins described as "PDSR register control is enabled" in the remarks column of I/O CIRCUIT TYPE of the Data			
	Sheet can control the drive capability.			



Table 2-2 lists pin functions which availability depends on selected I/O port functions and register setting values.

Table 2-2 I/O Port Functions and Register Setting Values

I/O Port Function		ADE/	E/					
Available Main Function	Available Sub Function	SPSR / DAE	PFR	DDR	PZR	PCR	EPFR	PDSR
Special pin (Analog input, Analog output, USB, Oscillation)	N/A	1	-	-	-	Disconnect	*0	
GPIO function input pin	Peripheral function input pin			0	0	Valid Disconnect	**	
GPIO function output pin	GPIO function input pin (FB) Peripheral function input pin (FB)		0	1	0	Disconnect Disconnect	*1	*5
Peripheral function output pin	GPIO function input pin (FB) Peripheral function input pin (FB)	0			0	Disconnect Disconnect	*2	
Peripheral function bidirectional pin	GPIO function input pin (FB) Peripheral function input pin (FB)		1	-	0	Valid Disconnect	*3	
Peripheral function input pin	GPIO function input pin				0	Valid Disconnect	*4	

Legends

-: Indicates that a register setting value does not affect pin functions.

Valid: Indicates that a pull-up resistor is disconnected if PCR register value is 0.

Indicates that a pull-up resistor is connected if PCR register value is 1.

Disconnect: Indicates that a pull-up resistor is disconnected regardless of PCR register value.

(FB): Indicates that an output signal of the I/O port provides feedback and the level of the I/O port

can be read from PDIR. The signal can be also used as input for peripheral functions.

*0: If the input pin of peripheral functions is selected for the I/O port, the setting is invalid.

If the output pin of peripheral functions is selected for the I/O port, the setting is invalid.

If the bidirectional pin of peripheral functions is selected for the I/O port, the setting is invalid.

*1: If the input pin of peripheral functions is selected for the I/O port, the setting is valid.

If the output pin of peripheral functions is selected for the I/O port, the setting is invalid.

If the bidirectional pin of peripheral functions is selected for the I/O port, the setting is invalid.

- *2: Indicates that the output pin of peripheral functions is selected for the I/O port.
- *3: Indicates that the bidirectional pin of peripheral functions is selected for the I/O port.
- *4: Indicates that neither the output pin nor the bidirectional pin of peripheral functions is

selected for the I/O port.

*5: PDSR register value can select regardless of I/O port function.



Initially Selected Functions for the I/O Port

Table 2-3 describes initially selected functions for each I/O port after reset is released.

Table 2-3 Initially Selected Functions for Each I/O Port after Reset Is Released

No	Pin	Initially Selected Function	
1	TRSTX, TCK, TDI, TMS, TDO	JTAG pin is selected. Pull-up is enabled.	
2	ANxx	Can be used as an analog input pin. Digital input is cut off and "0" is input.	
3	X0, X1, X0A, X1A	Can be used as an oscillation pin. Digital input is cut off and "0" is input.	
4	All GPIO pins other than the above pins	Digital input. Output is Hi-Z.	

Note:

For the status of pins other than GPIO (MD pins, a reset pin), see Data Sheet of the product used.
 All the output selection values of EPFR during reset are "no output".
 For sub-oscillation, the other products than TYPE5-M4 see Chapter VBAT Domain.

Relocation Function

Some input/output of peripheral functions have more than one pin (relocation pin).
 One of the pins can be selected by setting EPFR. Figure 2-2 shows the schematic view of relocation function.

Relocation select

Output select

Relocation output pin _0

Relocation output pin _1

Relocation output pin _2

Relocation input pin A_0

Relocation input pin A_1

Relocation input pin A_2

Figure 2-2 Schematic View of Relocation Function



- Which peripheral function is allocated to which pin depends on products.
 See the pin function list of Data Sheet of the product used.
- Even if the input of one I/O port is connected to two or more peripheral functions, all peripheral inputs can be used by setting EPFR. For example, in Figure 2-3, by selecting input for both Relocation input pin A_2 and Relocation input pin B_1, simultaneous usage is possible. In this way, it is possible to use external interrupt and a multi-function serial input pin shared by one I/O port simultaneously.




Figure 2-3 Multiple Peripheral Inputs

 Even if an I/O pin is set as output, it can work as an input pin because input is not masked. For example, timer output can be used as external interrupt input which shared.



Fixed Priority of EPFR Outputs

Only one output pin function among two or more outputs is allocated to one I/O port.

By setting the EPFR register, if more than one output is set, fixed priority is applied and output pins are selected. Figure 2-4 shows output pins and fixed priority.

Peripheral macro A

Peripheral macro B

Fixed priority function

Peripheral A output pin _0/ peripheral B output pin _1/ peripheral C output pin _0

Peripheral macro C

Figure 2-4 Output Pins and Fixed Priority

Table 2-4 describes the fixed priority of EPFR.

Table 2-4 Fixed Priority of EPFR

Priority	Peripheral Function	Applied Pin
Higher	Special input	JTAG input, NMI input
	JTAG, trace	Output pin, I/O pin
.1.	Ethernet-MAC	I/O pin
1	High-Speed SPI controller	Output pin, I/O pin
j	HyperBus Interface	Output pin, I/O pin
Ţ	HDMI-CEC	I/O pin
<u> </u>	USB (HCONX)	Output pin
<u> </u>	I2S	I/O pin
↓	CAN	Output pin
<u> </u>	MFS-I2S	Output pin, Input pin
\downarrow	Multi-function serial	Output pin, I/O pin
\downarrow	Base timer output	I/O pin
\downarrow	Multi-function timer	Output pin
\downarrow	External bus/SDRAM IF	Output pin, I/O pin
\downarrow	SD card IF	Output pin, I/O pin
\downarrow	Smart Card Interface	Output pin, I/O pin
\downarrow	High speed CR oscillation output	Output pin
↓	RTC clock Output	Output pin
↓	SUBCLK Output	Output pin
Lower	GDC Panel Output	Output pin

- The fixed priority is only applicable when output is set for more than one function. In case of input, there is no fixed priority.
 - However, Special input has a higher priority than any other output setting. When Special input is set, the output setting allocated to the same port is invalid.
- Due to output setting on the lower part of the priority, the EPFR register always includes no output setting
- If you are going to use a pin as an external input pin of peripheral functions, disable all shared output settings. If every output of a pin is not selected by the EPFR register, the pin works as an external input pin.



Operation in Deep Standby Mode

GPIO function is selected in deep standby mode. Figure 2-5 shows I/O port operation in deep standby mode.

Program I/O port (SPL=0) **GPIO** Program setting valid setting valid Program **GPIO** I/O Port (SPL=1) Hi-Z Program setting valid setting valid Deep standby mode Normal Reset **CPU** status Power OFF Normal operation status operation Deep Deep Deep standby standby standby Mode transition mode reset release return transition

Figure 2-5 I/O Port Operation in Deep Standby Mode

Note:

 For the state of each pin in deep standby mode, refer to the pin state table in the Data Sheet of the product used.



3. Setup Procedure Example


This section explains a procedure example of setting up the I/O port.

Setup of the I/O Port

By setting registers of the I/O port, select I/O direction and select GPIO/peripheral.

Figure 3-1 shows a setup procedure example.

Figure 3-1 Setup Procedure Example of the I/O Port





4. Registers

This section provides the register list of the I/O port.

Table 4-1 provides the register list.

Table 4-1 Register List of the I/O Port

Abbreviation	Register Name	Reference
PFR0	Port function setting register 0	
PFR1	Port function setting register 1	
PFR2	Port function setting register 2	
PFR3	Port function setting register 3	
PFR4	Port function setting register 4	
PFR5	Port function setting register 5	
PFR6	Port function setting register 6	
PFR7	Port function setting register 7	4.1
PFR8	Port function setting register 8	4.1
PFR9	Port function setting register 9	
PFRA	Port function setting register A	
PFRB	Port function setting register B	
PFRC	Port function setting register C	
PFRD	Port function setting register D	
PFRE	Port function setting register E	
PFRF	Port function setting register F	
PCR0	Pull-up setting register 0	
PCR1	Pull-up setting register 1	
PCR2	Pull-up setting register 2	
PCR3	Pull-up setting register 3	
PCR4	Pull-up setting register 4	
PCR5	Pull-up setting register 5	
PCR6	Pull-up setting register 6	
PCR7	Pull-up setting register 7	4.2
PCR9	Pull-up setting register 9	
PCRA	Pull-up setting register A	
PCRB	Pull-up setting register B	
PCRC	Pull-up setting register C	
PCRD	Pull-up setting register D	
PCRE	Pull-up setting register E	
PCRF	Pull-up setting register F	



Abbreviation	Register Name	Reference
DDR0	Port input/output direction setting register 0	
DDR1	Port input/output direction setting register 1	
DDR2	Port input/output direction setting register 2	
DDR3	Port input/output direction setting register 3	
DDR4	Port input/output direction setting register 4	
DDR5	Port input/output direction setting register 5	
DDR6	Port input/output direction setting register 6	
DDR7	Port input/output direction setting register 7	4.0
DDR8	Port input/output direction setting register 8	4.3
DDR9	Port input/output direction setting register 9	
DDRA	Port input/output direction setting register A	
DDRB	Port input/output direction setting register B	
DDRC	Port input/output direction setting register C	
DDRD	Port input/output direction setting register D	
DDRE	Port input/output direction setting register E	
DDRF	Port input/output direction setting register F	
PDIR0	Port input data register 0	
PDIR1	Port input data register 1	
PDIR2	Port input data register 2	
PDIR3	Port input data register 3	
PDIR4	Port input data register 4	
PDIR5	Port input data register 5	
PDIR6	Port input data register 6	
PDIR7	Port input data register 7	4.4
PDIR8	Port input data register 8	4.4
PDIR9	Port input data register 9	
PDIRA	Port input data register A	
PDIRB	Port input data register B	
PDIRC	Port input data register C	
PDIRD	Port input data register D	
PDIRE	Port input data register E	
PDIRF	Port input data register F	
PDOR0	Port output data register 0	
PDOR1	Port output data register 1	
PDOR2	Port output data register 2	
PDOR3	Port output data register 3	
PDOR4	Port output data register 4	
PDOR5	Port output data register 5	
PDOR6	Port output data register 6	
PDOR7	Port output data register 7	4.5
PDOR8	Port output data register 8	4.5
PDOR9	Port output data register 9	
PDORA	Port output data register A	
PDORB	Port output data register B	
PDORC	Port output data register C	
PDORD	Port output data register D	
PDORE	Port output data register E	
PDORF	Port output data register F	



Abbreviation	Register Name	Reference
ADE	Analog input setting register	4.6
SPSR	Special Port Setting Register	4.41
EPFR00	Extended pin function setting register 00	4.8
EPFR01	Extended pin function setting register 01	4.9
EPFR02	Extended pin function setting register 02	4.10
EPFR03	Extended pin function setting register 03	4.11
EPFR04	Extended pin function setting register 04	4.12
EPFR05	Extended pin function setting register 05	4.13
EPFR06	Extended pin function setting register 06	4.14
EPFR07	Extended pin function setting register 07	4.15
EPFR08	Extended pin function setting register 08	4.16
EPFR09	Extended pin function setting register 09	4.17
EPFR10	Extended pin function setting register 10	4.18
EPFR11	Extended pin function setting register 11	4.19
	1 0 0	4.20
EPFR12	Extended pin function setting register 12	
EPFR13	Extended pin function setting register 13	4.21
EPFR14	Extended pin function setting register 14	4.22
EPFR15	Extended pin function setting register 15	4.23
EPFR16	Extended pin function setting register 16	4.24
EPFR17	Extended pin function setting register 17	4.25
EPFR18	Extended pin function setting register 18	4.26
EPFR19	Extended pin function setting register 19	4.27
EPFR20	Extended pin function setting register 20	4.28
EPFR21	Extended pin function setting register 21	4.29
EPFR22	Extended pin function setting register 22	4.30
EPFR23	Extended pin function setting register 23	4.31
EPFR24	Extended pin function setting register 24	4.32
EPFR25	Extended pin function setting register 25	4.33
EPFR26	Extended pin function setting register 26	4.34
EPFR27	Extended pin function setting register 27	4.35
EPFR28	Extended pin function setting register 28	4.36
EPFR29	Extended pin function setting register 29	4.37
EPFR30	Extended pin function setting register 30	4.38
EPFR33	Extended pin function setting register 33	4.39
EPFR35	Extended pin function setting register 35	4.40
PZR0	Port pseudo open drain setting register 0	
PZR1	Port pseudo open drain setting register 1	
PZR2	Port pseudo open drain setting register 2	
PZR3	Port pseudo open drain setting register 3	
PZR4	Port pseudo open drain setting register 4	
PZR5	Port pseudo open drain setting register 5	4.42
PZR6	Port pseudo open drain setting register 6	
PZR7	Port pseudo open drain setting register 7	
PZR8	Port pseudo open drain setting register 8	
PZR9	Port pseudo open drain setting register 9	
PZRA	Port pseudo open drain setting register A	



Abbreviation	Register Name	Reference
PZRB	Port pseudo open drain setting register B	
PZRC	Port pseudo open drain setting register C	
PZRD	Port pseudo open drain setting register D	4.42
PZRE	Port pseudo open drain setting register E	
PZRF	Port pseudo open drain setting register F	
PDSR0	Port drive capability select register 0	
PDSR1	Port drive capability select register 1	
PDSR2	Port drive capability select register 2	
PDSR3	Port drive capability select register 3	
PDSR4	Port drive capability select register 4	
PDSR5	Port drive capability select register 5	
PDSR6	Port drive capability select register 6	
PDSR7	Port drive capability select register 7	4.43
PDSR8	Port drive capability select register 8	4.43
PDSR9	Port drive capability select register 9	
PDSRA	Port drive capability select register A	
PDSRB	Port drive capability select register B	
PDSRC	Port drive capability select register C	
PDSRD	Port drive capability select register D	
PDSRE	Port drive capability select register E	
PDSRF	Port drive capability select register F	



4.1 Port Function Setting Register (PFRx)

The PFRx register selects usage of a pin.

List of PFR Register Configuration

bit	31	16	15	0	Initial value	Attribute	Corresponding port
- -	Reserved		PFR0		0x001F	R/W	P0F to P00
	Reserved		PFR1		0x0000	R/W	P1F to P10
	Reserved		PFR2		0x0000	R/W	P2F to P20
	Reserved		PFR3		0x0000	R/W	P3F to P30
	Reserved		PFR4		0x0000	R/W	P4F to P40
	Reserved		PFR5		0x0000	R/W	P5F to P50
	Reserved Reserved Reserved		PFR6		0x0000	R/W	P6F to P60
ľ			PFR7 PFR8		0x0000	R/W	P7F to P70
					0x0000	R/W	P8F to P80
	Reserved		PFR9		0x0000	R/W R/W R/W	P9F to P90 PAF to PA0 PBF to PB0
	Reserved		PFRA		0x0000		
	Reserved		PFRB		0x0000		
	Reserved		PFRC		0x0000	R/W	PCF to PC0
	Reserved Reserved Reserved		PFRD		0x0000	R/W	PDF to PD0
ĺ			PFRE		0x0000	R/W	PEF to PE0
ĺ			PFRF		0x0000	R/W	PFF to PF0
	Detailed Regis	ter Co	onfiguration				

bit	31		16	15		0
Field		Reserved			PFRx	

Register Function

[bit31:16] Reserved: Reserved bits

0x0000 is read out from these bits.

When writing these bits, set them to 0x0000.

[bit15:0] PFRx: Port Function Setting Register x

Selects usage of a pin.

bit		Description
Reading	g	Can read out the setting value of the register.
\\/riting	0	Uses a pin as a GPIO pin.
Writing	1	Uses a pin as an input/output pin of peripheral functions.



- The "x" of PFRx is a wildcard. PFRx indicates PFR0, PFR1, PFR2, etc.
- The "x" of Px0 and PxF is a wildcard. Px0 indicates P00, P10, P20, etc. PxF indicates P0F, P1F,
 P2F, etc.
- Functions can be set for 16 ports from PxF to Px0.
- Each bit in the register sets each pin individually. There is a one-to-one correspondence between bit assignment and the order of pins. For example, bit15 of PFR0 sets P0F, bit14 of PFR0 sets P0E, and bit0 of PFR0 sets P00.
- As a JTAG pin is selected for P04 to P00, the initial value is 1.
- For a pin which is not available in your product, must write initial value to the bit, and the read value is undefined.
 - For GPIO pin sharing with oscillating pins(X0, X1), writing "PFR=1" is prohibited. To use the pin as oscillating pin, be sure to set "PFR=0".
- The setting of P46 to P49 with this register is invalid. Use VbatIO port function control register (VBPFR) of VBAT RTC to set these pins. For details of VBAT RTC, see VBAT Domain.
- PFR0[4:0] register is not initialized by deep standby transition reset.
- In TYPE3-M4 products, the PFRx's bit which is corresponded to the pin assigned of HDMI-CEC, when CECR0B/CECR1B of EPFR18 is not "0b00", the bit is not initialized by deep standby transition reset.



4.2 Pull-up Setting Register (PCRx)

The PCRx register sets pull-up of a pin.

List of PCR Register Configuration

bit	31	16	15	0	Initial value	Attribute	Corresponding port
	Reserved		PCR0		0x001F	R/W	P0F to P00
	Reserved		PCR1		0x0000	R/W	P1F to P10
	Reserved		PCR2		0x0000	R/W	P2F to P20
	Reserved		PCR3		0x0000	R/W	P3F to P30
	Reserved		PCR4		0x0000	R/W	P4F to P40
	Reserved		PCR5		0x0000	R/W	P5F to P50
	Reserved		PCR6		0x0000	R/W	P6F to P60
	Reserved		PCR7		0x0000	R/W	P7F to P70
	Reserved		-] -	-	-
	Reserved		PCR9		0x0000	R/W	P9F to P90
	Reserved		PCRA		0x0000	R/W	PAF to PA0
	Reserved		PCRB		0x0000	R/W	PBF to PB0
	Reserved		PCRC		0x0000	R/W	PCF to PC0
	Reserved		PCRD		0x0000	R/W	PDF to PD0
	Reserved		PCRE		0x0000	R/W	PEF to PE0
	Reserved		PCRF		0x0000	R/W	PFF to PF0
					_		
	Detailed Registe	r Conf	figuration				
	bit 31			16	15		0

Register Function

Field

[bit31:16] Reserved: Register bits

0x0000 is read out from these bits.

When writing these bits, set them to 0x0000.

[bit15:0] PCRx: Pull-up Setting Register x

Reserved

Sets pull-up of a pin

bit		Description
Reading		Can read out the setting value of the register.
	0	Disconnects the pull-up resistor of a pin.
Writing	1	When a pin is in input status (for both GPIO and peripheral functions), the pull-up resistor is
	1	connected.
		When a pin is in output status, the pull-up resistor is disconnected.

PCRx



- The "x" of PCRx is a wildcard. PCRx indicates PCR0, PCR1, PCR2, etc.
- The "x" of Px0 and PxF is a wildcard. Px0 indicates P00, P10, P20, etc. PxF indicates P0F, P1F,
 P2F, etc.
- One register allows setting 16 pull-ups from PxF to Px0.
- Each bit in the register sets each pin individually. There is a one-to-one correspondence between bit assignment and the order of pins. For example, bit15 of PCR0 sets P0F, bit14 of PCR0 sets P0E, and bit0 of PCR0 sets P00.
- As a JTAG pin is selected for P00 to P04, the initial value is 1.
- When using I2C function, use external pull-up by setting PCRx=0.
- PCR8 is not available.
- For a pin which is not available in your product, must write initial value to the bit, and the read value is undefined.
- PE0, PE1 ports do not have a pull-up resistor. Because of this, writing a value to these 2 PE register bits are invalid. An initial value or a write value is read in this register.
- The setting of P46 to P49 with this register is invalid. Use pull-up setting register (VBPFR) of VBAT to set these pins. For details of VBAT, see VBAT Domain.
- PCRx register is not initialized by deep standby transition reset.



4.3 Port input/output Direction Setting Register (DDRx)

The DDRx register sets input/output direction of a pin.

List of DDR Register Configuration

31	16	15	0	Initial value	Attribute	Corresponding port
Reserved		DDR0		0x0000	R/W	P0F to P00
Reserved		DDR1		0x0000	R/W	P1F to P10
Reserved		DDR2		0x0000	R/W	P2F to P20
Reserved		DDR3		0x0000	R/W	P3F to P30
Reserved		DDR4		0x0000	R/W	P4F to P40
Reserved		DDR5		0x0000	R/W	P5F to P50
Reserved		DDR6		0x0000	R/W	P6F to P60
Reserved		DDR7		0x0000	R/W	P7F to P70
Reserved		DDR8		0x0000	R/W	P8F to P80
Reserved		DDR9		0x0000	R/W R/W R/W	P9F to P90
Reserved		DDRA		0x0000		PAF to PA0
Reserved		DDRB		0x0000		PBF to PB0
Reserved		DDRC		0x0000		PCF to PC0
Reserved		DDRD		0x0000	R/W	PDF to PD0
Reserved		DDRE		0x0000	R/W	PEF to PE0
Reserved		DDRF		0x0000	R/W	PFF to PF0

Dit			10		
Field	Re	served		DDRx	

Register Function

[bit31:16] Reserved: Reserved bits

0x0000 is read out from these bits.

When writing these bits, set them to 0x0000.

[bit15:0] DDRx: Port input/output Direction Setting Register x

Sets input/output direction of a pin.

bit		Description
Reading		Can read out the setting value of the register.
	0	Uses GPIO in input direction.
\A/ritin a	0	If a pin is selected as an input/output pin of peripheral functions, this setting value is invalid.
Writing		Uses GPIO in output direction.
	ı	If a pin is selected as an input/output pin of peripheral functions, this setting value is invalid.



- The "x" of DDRx is a wildcard. DDRx indicates DDR0, DDR1, DDR2, etc.
- The "x" of Px0 and PxF is a wildcard. Px0 indicates P00, P10, P20, etc. PxF indicates P0F, P1F,
 P2F, etc.
- One register allows setting the input/output direction of 16 ports from PxF to Px0.
- Each bit in the register sets each pin individually. There is a one-to-one correspondence between bit assignment and the order of pins. For example, bit15 of DDR0 sets P0F, bit14 of DDR0 sets P0E, and bit0 of DDR0 sets P00.
- If the output RTO of a multifunction timer is selected, in an emergency stop due to DTTIX signal, a DDR controls pin status. For more information, see the chapter "Multifunction Timer" in Timer Part
- For a pin which is not available in your product, must write initial value to the bit, and the read value is undefined.
- The setting of P46 to P49 with this register is invalid. Use port I/O direction setting register (VBDDR) of VBAT to set these pins. For details of VBAT, see VBAT Domain.
- DDRx register is not initialized by deep standby transition reset.



4.4 Port Input Data Register (PDIRx)

The PDIRx register indicates input data of a pin.

List of PDIR Register Configuration

bit	31		16	15		0	Initial value	Attribute	Corresponding port
		Reserved			PDIR0		0x0000	R	P0F to P00
		Reserved			PDIR1		0x0000	R	P1F to P10
		Reserved			PDIR2		0x0000	R	P2F to P20
		Reserved			PDIR3		0x0000	R	P3F to P30
		Reserved			PDIR4		0x0000	R	P4F to P40
		Reserved			PDIR5		0x0000	R	P5F to P50
		Reserved			PDIR6		0x0000	R	P6F to P60
		Reserved			PDIR7		0x0000	R	P7F to P70
		Reserved Reserved		PDIR8 PDIR9	PDIR8		0x0000	R	P8F to P80
					PDIR9		0x0000	R	P9F to P90
		Reserved		PDIRA PDIRB	PDIRA		0x0000	R	PAF to PA0
		Reserved			PDIRB		0x0000	R	PBF to PB0
		Reserved		PDIRC			0x0000	R	PCF to PC0
		Reserved Reserved Reserved			PDIRD		0x0000	R	PDF to PD0
					PDIRE		0x0000	R	PEF to PE0
					PDIRF		0x0000	R	PFF to PF0
•	Detailed	l Register (Confi	guration					
	bit	31		-		16	15		0
F	ield			Reserved				PDIR	x

Register Function

[bit31:16] Reserved: Reserved bits

0x0000 is read out from these bits.

When writing these bits, set them to 0x0000.

[bit15:0] PDIRx: Port Input Data Register x

Reads out input data of a pin.

bit		Description
		Regardless of pin function settings (PFR/EPFR/DDR/PDOR), it indicates that a pin is in the
	0	status of L level input or L level output. When a special pin is selected by ADE/SPSR, as input
Reading		is cut off, 0 is always read out.
	4	Regardless of pin function settings (PFR/EPFR/DDR/PDOR), it indicates that a pin is in the
	'	status of H level input or H level output.
Writing		Writing does not affect anything.



- The "x" of PDIRx is a wildcard. PDIRx indicates PDIR0, PDIR1, PDIR2, etc.
- The "x" of Px0 and PxF is a wildcard. Px0 indicates P00, P10, P20, etc. PxF indicates P0F, P1F, P2F, etc.
- One register allows reading input data of 16 ports from PxF to Px0.
- Each bit in the register indicates the status of each pin individually. There is a one-to-one correspondence between bit assignment and the order of pins. For example, the 15th bit of PDIR0 indicates P0F, the 14th bit of PDIR0 indicates P0E, and the 0th bit of PDIR0 indicates P00.
- "0" is always read for a bit value of the pin which is not available in your product.
- The setting of P46 to P49 with this register is invalid. Use VbatIO port function control register (VBPFR) of VBAT RTC to set these pins. For details of VBAT RTC, see VBAT.
- PDIRx register is not initialized by deep standby transition reset.



4.5 Port Output Data Register x (PDORx)

The PDORx register sets output data to a pin.

List of PDOR Register Configuration

bit	31	16	15	0	Initial value	Attribute	Corresponding port
	Reserved		PDOR0		0x0000	R/W	P0F to P00
	Reserved		PDOR1		0x0000	R/W	P1F to P10
	Reserved		PDOR2		0x0000	R/W	P2F to P20
	Reserved		PDOR3		0x0000	R/W	P3F to P30
	Reserved		PDOR4		0x0000	R/W	P4F to P40
	Reserved		PDOR5		0x0000	R/W	P5F to P50
	Reserved		PDOR6		0x0000	R/W	P6F to P60
	Reserved		PDOR7		0x0000	R/W	P7F to P70
	Reserved		PDOR8		0x0000	R/W	P8F to P80
	Reserved		PDOR9		0x0000	R/W	P9F to P90
	Reserved		PDORA		0x0000	R/W	PAF to PA0
	Reserved		PDORB		0x0000	R/W	PBF to PB0
	Reserved		PDORC		0x0000	R/W	PCF to PC0
	Reserved		PDORD		0x0000	R/W	PDF to PD0
	Reserved		PDORE		0x0000	R/W	PEF to PE0
	Reserved		PDORF		0x0000	R/W	PFF to PF0
ı	Detailed Register C	onfig	uration				

bit	31		16	15		0
Field		Reserved			PDORx	

Register Function

[bit31:16] Reserved: Reserved bits

0x0000 is read out from these bits.

When writing these bits, set them to 0x0000.

[bit15:0] PDORx: Port Output Data Register x

Sets output data of a pin.

bit		Description
Reading		Reads out the register value.
	0	Outputs L level to GPIO.
Writing	U	If a pin is selected as I/O input or peripheral functions input/output, a setting value is invalid.
vviiting	1	Outputs H level to GPIO.
		If a pin is selected as I/O input or peripheral functions input/output, a setting value is invalid.



- The "x" of PDORx is a wildcard. PDORx indicates PDOR0, PDOR1, PDOR2, etc.
- The "x" of Px0 and PxF is a wildcard. Px0 indicates P00, P10, P20, etc. PxF indicates P0F, P1F,
 P2F, etc.
- One register allows setting output data of 16 ports from PxF to Px0.
- Each bit in the register sets each pin individually. There is a one-to-one correspondence between bit assignment and the order of pins. For example, bit15 of PDOR0 sets P0F, bit14 of PDOR0 sets P0E, and bit0 of PDOR0 sets P00.
- For a pin which is not available in your product, must write initial value to the bit, and the read value is undefined.
- The setting of P46 to P49 with this register is invalid. Use port output data register (VBDOR) of VBAT RTC to set these pins. For details of VBAT, see VBAT Domain.
- PDORx register is not initialized by deep standby transition reset.



4.6 Analog Input Setting Register (ADE)

The ADE register sets an external pin as an analog signal input pin of ADC.

Register Configuration

bit	31	0
Field	ADE	
Attribute	R/W	
Initial value	0xFFFFFFF	

Register Function

[bit31:0] ADE: Analog Input Setting Register

Sets as an analog signal input pin.

bit		Description
Reading		Reads out the register value.
	0	Uses an external pin not as analog input but digital input/output.
Writing	1	Uses an external pin as analog input.
	ļ	(An I/O cell will be in a state of input direction, input cut-off, and pull-up disconnection.)

- This register sets analog input pins from AN31 to AN00.
- Each bit in the register sets each pin individually. There is a one-to-one correspondence between bit assignment and the order of pins. For example, bit31 of ADE sets AN31, bit14 of ADE sets AN14, and bit0 of ADE sets AN00. The port position of ANxx differs by each product. For correspondence, refer to the Data Sheet of the product used.
- This register is not initialized by deep standby transition reset.



4.7 Extended Pin Function Setting Register (EPFRx)

The EPFRx register assigns functions to a pin if there is more than one function.

List of EPFRx Register Configuration

31 01 EPFRX Register Configuration	Initial value	Attribute	Corresponding function
EPFR00	0x00030000	R/W	System function
EPFR01	0x00000000	R/W	,
EPFR02	0x00000000	R/W	Multi-function timer
EPFR03	0x00000000	R/W	
EPFR04	0x00000000	R/W	
EPFR05	0x00000000	R/W	Base timer
EPFR06	0x00000000	R/W	External interrupt
EPFR07	0x00000000	R/W	
EPFR08	0x00000000	R/W	Multi-function serial
EPFR09	0x00000000	R/W	CAN/ADC trigger/QPRC
EPFR10	0x00000000	R/W	
EPFR11	0x00000000	R/W	External bus
EPFR12	0x00000000	R/W	D "
EPFR13	0x00000000	R/W	Base timer
EPFR14	0x00000000	R/W	QPRC/Ethernet-MAC
EPFR15	0x00000000	R/W	External interrupt
EPFR16	0x00000000	R/W	Marki Carakina and a
EPFR17	0x00000000	R/W	Multi-function serial
EPFR18	0x00000000	R/W	QPRC/SDCARD/HDMI-CE
EPFR19	0x00000000	R/W	Reserved
EPFR20	0x00000000	R/W	External bus
EPFR21	0x00000000	R/W	Reserved
EPFR22	0x00000000	R/W	Reserved
EPFR23	0x00000000	R/W	Multi-function serial
EPFR24	0x00000000	R/W	I2S
EPFR25	0x00000000	R/W	CAN-FD
EPFR26	0x00000000	R/W	High-Speed SPI controlle
EPFR27	0x00000000	R/W	HyperBus Interface
EPFR28	0x00000000	R/W	
EPFR29	0x00000000	R/W	GDC Panel
EPFR30	0x00000000	R/W	

Note:

- EPFRx register is not initialized by deep standby transition reset.



4.8 Extended Pin Function Setting Register 00 (EPFR00)

The EPFR00 register assigns functions to a pin if there is more than one function.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field		Rese	erved		TRC3E	TRC2E	TRC1E	TRC0E
Attribute			-		R/W	R/W	R/W	R/W
Initial value					0	0	0	0
bit	23	22	21	20	19	18	17	16
Field			Rese	erved			JTAGEN1S	JTAGEN0B
Attribute				=			R/W	R/W
Initial value							1	1
bit	15	14	13	12	11	10	9	8
Field	Rese	rved	USBP1E		Reserved		USBP0E	Reserved
Attribute	-		R/W		-		R/W	-
Initial value	-		0		-		0	
bit	7	6	5	4	3	2	1	0
Field	SUBC	UTE	RTC	COE	Reserved	CRC	UTE	NMIS
Attribute	R/W		R/	W	=	R	W	R/W
Initial value	00)	0	0		0	0	0

Register Function

[bit31:28] Reserved: Reserved bits

0b0000 is read out from these bits.

When writing these bits, set them to 0b0000.

[bit27] TRC3E: TRACED Function Select bit 3

Selects a function for TRACED8 to TRACED15 pins.

This bit does not exist in TYPE1-M4, TYPE2-M4 and TYPE4-M4 products.

bit		Description
Reading		Reads out the register value.
	0	Does not use eight pins of TRACED8 to TRACED15. [Initial value]
Writing		(A shared pin is available)
	1	Uses two pins of TRACED8 to TRACED15.

[bit26] TRC2E: TRACED Function Select bit 2

Selects a function for TRACED4 to TRACED7 pins.

This bit does not exist in TYPE1-M4, TYPE2-M4 and TYPE4-M4 products.

bit		Description
Reading		Reads out the register value.
	0	Does not use four pins of TRACED4 to TRACED7. [Initial value]
Writing	0	(A shared pin is available)
	1	Uses two pins of TRACED4 to TRACED7.



[bit25] TRC1E: TRACED Function Select bit 1

Selects a function for TRACED2 and TRACED3 pins.

bit		Description
Reading		Reads out the register value.
	0	Does not use two pins of TRACED2 and TRACED3. [Initial value]
Writing	U	(A shared pin is available)
	1	Uses two pins of TRACED2 and TRACED3.

[bit24] TRC0E: TRACED Function Select bit 0

Selects a function for TRACECLK, TRACED0, and TRACED1 pins.

bit		Description
Reading		Reads out the register value.
	0	Does not use three pins of TRACECLK, TRACED0, and TRACED1. [Initial value]
Writing	U	(A shared pin is available)
	1	Uses three pins of TRACECLK, TRACED0, and TRACED1.

[bit23:18] Reserved: Reserved bits

0b000000 is read out from these bits.

When writing these bits, set them to 0b000000.

[bit17] JTAGEN1S: JTAG Function Select bit 1

Selects a function for TRSTX and TDI pins.

bit		Description
Reading		Reads out the register value.
	0	Does not use two pins of TRSTX and TDI.
Writing	0	(A shared pin is available.)
	1	Uses two pins of TRSTX and TDI. [Initial value]

[bit16] JTAGEN0B: JTAG Function Select bit 0

Selects a function for TCK, TMS, and TDO pins.

bit		Description
Reading		Reads out the register value.
	0	Does not use three pins of TCK, TMS, and TDO.
Writing	0	(A shared pin is available.)
	1	Uses three pins of TCK, TMS, and TDO. [Initial value]

[bit15:14] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.



[bit13] USBP1E: USB ch.1 Function Select bit 1

Selects a function for USB ch.1.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output D+ resistor control signal (HCONTX) for USB ch.1. [Initial value]
Writing	U	(A shared pin is available.)
	1	Produces output D+ resistor control signal (HCONTX) for USB ch.1.

[bit12:10] Reserved: Reserved bits

0b000 is read out from these bits.

When writing these bits, set them to 0b000.

[bit9] USBP0E: USB ch.0 Function Select bit 1

Selects a function for USB ch.0.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output D+ resistor control signal (HCONTX) for USB ch.0. [Initial value]
Writing		(A shared pin is available.)
	1	Produces output D+ resistor control signal (HCONTX) for USB ch.0.

[bit8] Reserved: Reserved bit

0 is read out from this bit.

When writing this bit, set it to 0.

[bit7:6] SUBOUTE: Sub clock divide output function select bit

Selects sub clock divide output.

bit		Description
Reading		Reads out the register value.
Writing	00	Sub clock divide output is not executed. [initial value]
	01	SUBOUT_0 is used as the sub clock divide output pin.
	10	SUBOUT_1 is used as the sub clock divide output pin.
	11	SUBOUT_2 is used as the sub clock divide output pin.

[bit5:4] RTCCOE: RTC clock output select bit

Selects a RTC clock output.

bit		Description
Reading		Reads out the register value.
Writing	00	RTC clock output is not executed. [initial value]
	01	RTCCOE_0 is used as the RTC clock output pin.
	10	RTCCOE_1 is used as the RTC clock output pin.
	11	RTCCOE_2 is used as the RTC clock output pin.



[bit3] Reserved: Reserved bit

0 is read out from this bit. When writing this bit, set it to 0.

[bit2:1] CROUTE: Internal high-speed CR Oscillation Output Function Select bit

Selects internal high-speed CR oscillation output.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce internal high-speed CR oscillation output. [Initial value]
	01	Uses CROUT_0 at the internal high-speed CR oscillation output pin.
	10	Uses CROUT_1 at the internal high-speed CR oscillation output pin.
	11	Uses CROUT_2 at the internal high-speed CR oscillation output pin.

[bit0] NMIS: NMIX Function Select bit

Selects a function for the NMIX pin.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not use the NMIX pin. [Initial value]
	1	Uses the NMIX pin.

- This register is not initialized by deep standby transition reset.
- TRC2E and TRC3E bit does not exist in TYPE1-M4 and TYPE2-M4 products.
- When the I/O port which is mapped to NMI input pin is changed to GPIO or other peripheral function from NMI (write EPFR00.NMIS = 1), input level of the I/O port should be held high level, and change the I/O port. Internal NMI signal is tied to high level in case of the I/O port is selected to GPIO or other peripheral function. Therefore, when input level of the I/O port is low, to change the I/O port from GPIO or other peripheral function to NMI, is caused to change of internal NMI signal high to low. So, falling edge will be detected, NMI request occurred.



4.9 Extended Pin Function Setting Register 01 (EPFR01)

The EPFR01 register assigns functions to a pin of the multifunction timer Unit0.

Rec	ister	Confid	uration
1164	113151		iuialioii

bit	31	30	29	28	27	26	25	24	
Field		IC03S		IC02S			IC01S		
Attribute		R/W			R/W		R/	W	
Initial value		000			000		0	0	
bit	23	22	21	20	19	18	17	16	
Field	IC01S		IC00S		FRC	K0S	DTT	108	
Attribute	R/W		R/W		R/	W	R/	W	
Initial value	0		000		0	0	0	0	
bit	15	14	13	12	11	10	9	8	
Field		Reserved		DTTI0C	RTO	05E	RTC	04E	
Attribute	,	=		R/W	R/	W	R/	W	
Initial value		-		0	0 00		0	00	
bit	7	6	5	4	3	2	1	0	
Field	RTC	03E	RTC	002E	RTO	01E	RTC	00E	
Attribute	R/W			W	R/W R		R/	W	
Initial value	0	0	C	00	0	0	0	0	

Register Function

[bit31:29] IC03S: IC03 Input Select bits

Selects input for IC03.

bit		Description
Reading		Reads out the register value.
	000	Uses IC03_0 at the input pin of the input capture IC03. [Initial value]
	001	Same as Writing 000.
	010	Uses IC03_1 at the input pin of the input capture IC03.
Writing	011	Uses IC03_2 at the input pin of the input capture IC03.
vviiting	100	Uses internal macro MFS ch.3 LSYN for input of the input capture IC03.
	101	Uses internal macro MFS ch.7 LSYN for input of the input capture IC03.
	110	Setting is prohibited.
	111	Setting is prohibited.



[bit28:26] IC02S: IC02 Input Select bits

Selects input for IC02.

bit		Description
Reading		Reads out the register value.
	000	Uses IC02_0 at the input pin of the input capture IC02. [Initial value]
	001	Same as Writing 000.
	010	Uses IC02_1 at the input pin of the input capture IC02.
\\/ritin a	011	Uses IC02_2 at the input pin of the input capture IC02.
Writing	100	Uses internal macro MFS ch.2 LSYN for input of the input capture IC02.
	101	Uses internal macro MFS ch.6 LSYN for input of the input capture IC02.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit25:23] IC01S: IC01 Input Select bits

Selects input for IC01.

bit		Description
Reading		Reads out the register value.
	000	Uses IC01_0 at the input pin of the input capture IC01. [Initial value]
	001	Same as Writing 000.
	010	Uses IC01_1 at the input pin of the input capture IC01.
Writing	011	Uses IC01_2 at the input pin of the input capture IC01.
vviiding	100	Uses internal macro MFS ch.1 LSYN for input of the input capture IC01.
	101	Uses internal macro MFS ch.5 LSYN for input of the input capture IC01.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit22:20] IC00S: IC00 Input Select bits

Selects input for IC00.

bit		Description
Reading		Reads out the register value.
	000	Uses IC00_0 at the input pin of the input capture IC00. [Initial value]
	001	Same as Writing 000.
	010	Uses IC00_1 at the input pin of the input capture IC00.
\A/ritin a	011	Uses IC00_2 at the input pin of the input capture IC00.
Writing	100	Uses internal macro MFS ch.0 LSYN for input of the input capture IC00.
	101	Uses internal macro MFS ch.4 LSYN for input of the input capture IC00.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit19:18] FRCK0S: FRCK0 Input Select bits

Selects input for FRCK0.

bit		Description
Reading		Reads out the register value.
	00	Uses FRCK0_0 at the input pin of the free-run timer FRCK0. [Initial value]
\A/-:\-	01	Same as Writing 00.
Writing	10	Uses FRCK0_1 at the input pin of the free-run timer FRCK0.
	11	Uses FRCK0_2 at the input pin of the free-run timer FRCK0.



[bit17:16] DTTI0S: DTTI0X Input Select bits

Selects input for DTTI0X.

bit		Description	
Reading		Reads out the register value.	
	00	Uses DTTI0X_0 at the input pin of the waveform generator DTTI0X. [Initial value]	
Writing	01	Same as Writing 00.	
vviiting	10	Uses DTTI0X_1 at the input pin of the waveform generator DTTI0X.	
	11	Uses DTTI0X_2 at the input pin of the waveform generator DTTI0X.	

[bit15:13] Reserved: Reserved bits

0b000 is read out from these bits.

When writing these bits, set them to 0b000.

[bit12] DTTI0C: DTTI0X Function Select bit

Selects a function for DTTI0X.

bit		Description
Reading		Reads out the register value.
Mriting	0	Does not switch GPIO by DTTIF0 for output of pins RTO00 to RTO05. [Initial value]
Writing	1	Switches GPIO by DTTIF0 for output of pins RTO00 to RTO05.

[bit11:10] RTO05E: RTO05 Output Select bits

Selects output for RTO05.

bit	it Description	
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO05. [Initial value]
\\/riting	01	Uses RTO05_0 at the output pin of the waveform generator RTO05.
Writing	10	Uses RTO05_1 at the output pin of the waveform generator RTO05.
	11	Setting is prohibited.

[bit9:8] RTO04E: RTO04 Output Select bits

Selects output for RTO04.

bit		Description	
Reading		Reads out the register value.	
Writing	00	Does not produce output for the waveform generator RTO04. [Initial value]	
	01	Uses RTO04_0 at the output pin of the waveform generator RTO04.	
	10	Uses RTO04_1 at the output pin of the waveform generator RTO04.	
	11	Setting is prohibited.	

[bit7:6] RTO03E: RTO03 Output Select bits

Selects output for RTO03.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO03. [Initial value]
\\/ritin a	01	Uses RTO03_0 at the output pin of the waveform generator RTO03.
Writing	10	Uses RTO03_1 at the output pin of the waveform generator RTO03.
	11	Setting is prohibited.



[bit5:4] RTO02E: RTO02 Output Select bits

Selects output for RTO02.

bit5:4		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO02. [Initial value]
Writing	01	Uses RTO02_0 at the output pin of the waveform generator RTO02.
vviitiig	10	Uses RTO02_1 at the output pin of the waveform generator RTO02.
	11	Setting is prohibited.

[bit3:2] RTO01E: RTO01 Output Select bits

Selects output for RTO01.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO01. [Initial value]
Writing	01	Uses RTO01_0 at the output pin of the waveform generator RTO01.
vviitiig	10	Uses RTO01_1 at the output pin of the waveform generator RTO01.
	11	Setting is prohibited.

[bit1:0] RTO00E: RTO00 Output Select bits

Selects output for RTO00.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO00. [Initial value]
Writing	01	Uses RTO00_0 at the output pin of the waveform generator RTO00.
vviiting	10	Uses RTO00_1 at the output pin of the waveform generator RTO00.
	11	Setting is prohibited.

Note:

- This register is not initialized by deep standby transition reset.



4.10 Extended Pin Function Setting Register 02 (EPFR02)

The EPFR02 register assigns functions to a pin of the multifunction timer Unit1.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field		IC13S					IC1	1S
Attribute		R/W			R/W R/W			W
Initial value		000			000		0	0
bit	23	22	21	20	19	18	17	16
Field	IC11S		IC10S		FRC	K1S	DTT	TI1S
Attribute	R/W		R/W		R/	W	R/	W
Initial value	0		000		0	0	0	0
bit	15	14	13	12	11	10	9	8
Field		Reserved		DTTI1C	RTO	15E	RTC	14E
Attribute		=		R/W	R/	W	R/	W
Initial value		-		0	0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	RTC)13E	RTC)12E	RTO	11E	RTC	10E
Attribute	R/	W	R	W	R/W R/W		W	
Initial value	0	0	C	00	0	0	00	

Register Function

[bit31:29] IC13S: IC13 Input Select bits

Selects input for IC13.

bit		Description
Reading		Reads out the register value.
	000	Uses IC13_0 at the input pin of the input capture IC13. [Initial value]
	001	Same as Writing 000.
	010	Uses IC13_1 at the input pin of the input capture IC13.
\A/sitin a	011	Setting is prohibited.
Writing	100	Uses internal macro MFS ch.3 LSYN for input of the input capture IC13.
	101	Uses internal macro MFS ch.7 LSYN for input of the input capture IC13.
	110	Setting is prohibited.
	111	Setting is prohibited.



[bit28:26] IC12S: IC12 Input Select bits

Selects input for IC12.

bit		Description
Reading		Reads out the register value.
	000	Uses IC12_0 at the input pin of the input capture IC12. [Initial value]
	001	Same as Writing 000.
	010	Uses IC12_1 at the input pin of the input capture IC12.
Writing	011	Setting is prohibited.
vviiding	100	Uses internal macro MFS ch.2 LSYN for input of the input capture IC12.
	101	Uses internal macro MFS ch.6 LSYN for input of the input capture IC12.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit25:23] IC11S: IC11 Input Select bits

Selects input for IC11.

bit		Description
Reading		Reads out the register value.
	000	Uses IC11_0 at the input pin of the input capture IC11. [Initial value]
	001	Same as Writing 000.
	010	Uses IC11_1 at the input pin of the input capture IC11.
Writing	011	Setting is prohibited.
vviiding	100	Uses internal macro MFS ch.1 LSYN for input of the input capture IC11.
	101	Uses internal macro MFS ch.5 LSYN for input of the input capture IC11.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit22:20] IC10S: IC10 Input Select bits

Selects input for IC10.

bit		Description
Reading		Reads out the register value.
	000	Uses IC10_0 at the input pin of the input capture IC10. [Initial value]
	001	Same as Writing 000.
	010	Uses IC10_1 at the input pin of the input capture IC10.
\A/ritin a	011	Setting is prohibited.
Writing	100	Uses internal macro MFS ch.0 LSYN for input of the input capture IC10.
	101	Uses internal macro MFS ch.4 LSYN for input of the input capture IC10.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit19:18] FRCK1S: FRCK1 Input Select bits

Selects input for FRCK1.

bit		Description
Reading		Reads out the register value.
	00	Uses FRCK1_0 at the input pin of the free-run timer FRCK1. [Initial value]
\A/mikim m	01	Same as Writing 00.
Writing	10	Uses FRCK1_1 at the input pin of the free-run timer FRCK1.
	11	Setting is prohibited.



[bit17:16] DTTI1S: DTTI1X Input Select bits

Select input for DTTI1X.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses DTTI1X_0 at the input pin of the waveform generator DTTI1X. [Initial value]
	01	Same as Writing 00.
	10	Uses DTTI1X_1 at the input pin of the waveform generator DTTI1X.
	11	Setting is prohibited.

[bit15:13] Reserved: Reserved bits

"0b000" is read out from these bits.

When writing these bits, set them to "0b000".

[bit12] DTTI1C: DTTI1X Function Select bit

Selects a function for DTTI1X.

bit		Description
Reading		Reads out the register value.
Mriting	0	Does not switch GPIO by DTTIF1 for output of pins RTO10 to RTO15. [Initial value]
Writing	1	Switches GPIO by DTTIF1 for output of pins RTO10 to RTO15.

[bit11:10] RTO15E: RTO15 Output Select bits

Selects output for RTO15.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO15. [Initial value]
\\/riting	01	Uses RTO15_0 at the output pin of the waveform generator RTO15.
Writing	10	Uses RTO15_1 at the output pin of the waveform generator RTO15.
	11	Setting is prohibited.

[bit9:8] RTO14E: RTO14 Output Select bits

Selects output for RTO14.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO14. [Initial value]
\A/sitin a	01	Uses RTO14_0 at the output pin of the waveform generator RTO14.
Writing	10	Uses RTO14_1 at the output pin of the waveform generator RTO14.
	11	Setting is prohibited.

[bit7:6] RTO13E: RTO13 Output Select bits

Selects output for RTO13.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce output for the waveform generator RTO13. [Initial value]
	01	Uses RTO13_0 at the output pin of the waveform generator RTO13.
	10	Uses RTO13_1 at the output pin of the waveform generator RTO13.
11		Setting is prohibited.



[bit5:4] RTO12E: RTO12 Output Select bits

Selects output for RTO12.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO12. [Initial value]
Writing	01	Uses RTO12_0 at the output pin of the waveform generator RTO12.
vviiling	10	Uses RTO12_1 at the output pin of the waveform generator RTO12.
	11	Setting is prohibited.

[bit3:2] RTO11E: RTO11 Output Select bits

Selects output for RTO11.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO11. [Initial value]
\A/ritin a	01	Uses RTO11_0 at the output pin of the waveform generator RTO11.
Writing	10	Uses RTO11_1 at the output pin of the waveform generator RTO11.
	11	Setting is prohibited.

[bit1:0] RTO10E: RTO10 Output Select bits

Selects output for RTO10.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for the waveform generator RTO10. [Initial value]
Writing	01	Uses RTO10_0 at the output pin of the waveform generator RTO10.
vviiling	10	Uses RTO10_1 at the output pin of the waveform generator RTO10.
	11	Setting is prohibited.

Note:

This register is not initialized by deep standby transition reset.



4.11 Extension Function Pin Setting Register 03 (EPFR03)

EPFR03 register sets the function assignment to the multi-function timer Unit2 pin.

Register Configuration

bit	31	30	29	28	27	26	25	24	
Field		IC23S			IC22S		IC21S		
Attribute		R/W		R/W			R/W		
Initial value		000		000			00		
bit	23	22	21	20	19	18	17	16	
Field	IC21S		IC20S		FRC	K2S	DTT	T2S	
Attribute	R/W		R/W		R/	W	R/	W	
Initial value	0		000		0	0	0	0	
bit	15	14	13	12	11	10	9	8	
Field		Reserved		DTTI2C	RTO	25E	RTC	24E	
Attribute		=		R/W	R/	W	R/	W	
Initial value		-		0 00			0	00	
bit	7	6	5	4	3	2	1	0	
Field	RTO)23E	RTO22E		RTO21E		RTO20E		
Attribute	R/	W	R	W	R/W		R/W		
Initial value	0	0	C	00	00		00		

Register Function

[bit31:29] IC23S: IC23 input select bits

Selects IC23 input.

bit		Description
Reading		Reads out the register value.
	000	Use IC23_0 as the input pin of input capture IC23. [initial value]
	001	Same as when writing 000
	010	Use IC23_1 as the input pin of input capture IC23.
\\/siting	011	Setting is prohibited.
Writing	100	Use internal macro MFS ch.3 LSYN as input of input capture IC23.
	101	Use internal macro MFS ch.7 LSYN as input of input capture IC23.
	110	Setting is prohibited.
	111	Setting is prohibited.



[bit28:26] IC22S: IC22 input select bits

Selects IC22 input.

bit		Description
Reading		Reads out the register value.
	000	Use IC22_0 as the input pin of input capture IC22. [initial value]
	001	Same as when writing 000
	010	Use IC22_1 as the input pin of input capture IC22.
Writing	011	Setting is prohibited.
willing	100	Use internal macro MFS ch.2 LSYN as input of input capture IC22.
	101	Use internal macro MFS ch.6 LSYN as input of input capture IC22.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit25:23] IC21S: IC21 input select bits

Selects IC21 input.

bit		Description
Reading		Reads out the register value.
	000	Use IC21_0 as the input pin of input capture IC21. [initial value]
	001	Same as when writing 000
	010	Use IC21_1 as the input pin of input capture IC21.
Writing	011	Setting is prohibited.
vviiting	100	Use internal macro MFS ch.1 LSYN as input of input capture IC21.
	101	Use internal macro MFS ch.5 LSYN as input of input capture IC21.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit22:20] IC20S: IC20 input select bits

Selects IC20 input.

bit		Description
Reading		Reads out the register value.
	000	Use IC20_0 as the input pin of input capture IC20. [initial value]
	001	Same as when writing 000
	010	Use IC20_1 as the input pin of input capture IC20.
Mriting	011	Setting is prohibited.
Writing	100	Use internal macro MFS ch.0 LSYN as input of input capture IC20.
	101	Use internal macro MFS ch.4 LSYN as input of input capture IC20.
	110	Setting is prohibited.
	111	Setting is prohibited.

[bit19:18] FRCK2S: FRCK2 Input Select bits

Selects input for FRCK2.

bit		Description
Reading		Reads out the register value.
	00	Use FRCK2_0 as the input pin of free-run timer FRCK2. [Initial value]
\	01	Same as Writing 00.
Writing	10	Use FRCK2_1 as the input pin of free-run timer FRCK2.
	11	Setting is prohibited.



[bit17:16] DTTI2S: DTTI2X Input Select bits

Selects input for DTTI2X.

bit		Description
Reading		Reads out the register value.
	00	Use DTTI2X_0 as the input pin of waveform generator DTTI2X. [Initial value]
\//riting	01	Same as Writing 00.
Writing	10	Use DTTI2X_1 as the input pin of waveform generator DTTI2X.
	11	Setting is prohibited.

[bit15:13] Reserved: Reserved bits

0b000 is read from these bits.

When writing, set them to 0b000.

[bit12] DTTI2C: DTTI2X Function Select bit

Selects the function of DTTI2X.

bit		Description		
Reading		Reads out the register value.		
\\/riting	0	Does not switch GPIO by DTTIF2 for outputs of the pins from RTO20 to RTO25. [Initial value]		
Writing	1	Switches GPIO by DTTIF2 for outputs of the pins from RTO20 to RTO25.		

[bit11:10] RTO25E: RTO25 Output Select bits

Selects the output of RTO25.

bit		Description		
Reading		Reads out the register value.		
	00	Does not output waveform generator RTO25. [Initial value]		
Mriting	01	Use RTO25_0 as the output pin of waveform generator RTO25.		
Writing	10	Use RTO25_1 as the output pin of waveform generator RTO25.		
	11	Setting is prohibited.		

[bit9:8] RTO24E: RTO24 Output Select bits

Selects output for RTO24.

bit		Description			
Reading		Reads out the register value.			
	00	Does not output waveform generator RTO24. [Initial value]			
Miting	01	Use RTO24_0 as the output pin of waveform generator RTO24.			
Writing	10	Use RTO24_1 as the output pin of waveform generator RTO24.			
	11	Setting is prohibited.			

[bit7:6] RTO23E: RTO23 Output Select bits

Selects output for RTO23.

bit		Description		
Reading		Reads out the register value.		
	00	Does not output waveform generator RTO23. [Initial value]		
\A/ritin a	01	Use RTO23_0 as the output pin of waveform generator RTO23.		
Writing	10	Use RTO23_1 as the output pin of waveform generator RTO23.		
	11	Setting is prohibited.		



[bit5:4] RTO22E: RTO22 Output Select bits

Selects output for RTO22.

bit		Description			
Reading		Reads out the register value.			
	00	Does not output waveform generator RTO22. [Initial value]			
Writing	01	Use RTO22_0 as the output pin of waveform generator RTO22.			
vviitiig	10	Use RTO22_1 as the output pin of waveform generator RTO22.			
	11	Setting is prohibited.			

[bit3:2] RTO21E: RTO21 Output Select bits

Selects output for RTO21.

bit3:2		Description			
Reading		Reads out the register value.			
	00	Does not output waveform generator RTO21. [Initial value]			
\\/riting	01	Use RTO21_0 as the output pin of waveform generator RTO21.			
Writing	10	Use RTO21_1 as the output pin of waveform generator RTO21.			
	11	Setting is prohibited.			

[bit1:0] RTO20E: RTO20 Output Select bits

Selects output for RTO20.

bit1:0		Description		
Reading		Reads out the register value.		
	00	Does not output waveform generator RTO20. [Initial value]		
Writing	01	Use RTO20_0 as the output pin of waveform generator RTO20.		
vviitiiig	10	Use RTO20_1 as the output pin of waveform generator RTO20.		
	11	Setting is prohibited.		

Note:

This register is not initialized by deep standby transition reset.



4.12 Extended Pin Function Setting Register 04 (EPFR04)

The EPFR04 register assigns functions to pins of ch.0, ch.1, ch.2, and ch.3 of the base timer.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	Rese	rved	TIOB3S		TIOA3E		TIOA3S	
Attribute	-	į	R/W		R/W		R/W	
Initial value	-		00		0	0	00	
bit	23	22	21	20	19	18	17	16
Field	Rese	rved	TIO	B2S	TIO	A2E	Reserved	
Attribute	-	•	R/W		R/W		-	
Initial value	-	•	00		00		-	
bit	15	14	13	12	11	10	9	8
Field	Rese	rved	TIOB1S		TIOA1E		TIOA1S	
Attribute	-		R/W		R/W		R/W	
Initial value	-		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	Reserved		TIOB0S		TIOA0E		Reserved	
Attribute	-		R/W		R/W		-	
Initial value	=		000		00		-	

Register Function

[bit31:30] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit29:28] TIOB3S: TIOB3 Input Select bits

Selects input for TIOB3.

bit		Description				
Reading		Reads out the register value.				
	00	Uses TIOB3_0 at the input pin of BT ch.3 TIOB. [Initial value]				
\A/ritin a	01	Same as Writing 00.				
Writing	10	Uses TIOB3_1 at the input pin of BT ch.3 TIOB.				
	11	Uses TIOB3_2 at the input pin of BT ch.3 TIOB.				

[bit27:26] TIOA3E: TIOA3 Output Select bits

Selects output for TIOA3.

bit		Description		
Reading		Reads out the register value.		
	00	Does not produce output for BT ch.3 TIOA. [Initial value]		
\A/ritin a	01	Uses TIOA3_0 at the output pin of BT ch.3 TIOA.		
Writing	10	Uses TIOA3_1 at the output pin of BT ch.3 TIOA.		
	11	Uses TIOA3_2 at the output pin of BT ch.3 TIOA.		



[bit25:24] TIOA3S: TIOA3 Input Select bits

Selects input for TIOA3.

bit		Description			
Reading		Reads out the register value.			
	00	Uses TIOA3_0 at the input pin of BT ch.3 TIOA. [Initial value]			
Writing	01	Same as Writing 00.			
vviiting	10	Uses TIOA3_1 at the input pin of BT ch.3 TIOA.			
	11	Uses TIOA3_2 at the input pin of BT ch.3 TIOA.			

[bit23:22] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit21:20] TIOB2S: TIOB2 Input Select bits

Selects input for TIOB2.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB2_0 at the input pin of BT ch.2 TIOB. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOB2_1 at the input pin of BT ch.2 TIOB.
	11	Uses TIOB2_2 at the input pin of BT ch.2 TIOB.

[bit19:18] TIOA2E: TIOA2 Output Select bits

Selects output for TIOA2.

bit19:18		Description
Reading		Reads out the register value.
	00	Does not produce output for BT ch.2 TIOA. [Initial value]
Miting	01	Uses TIOA2_0 at the output pin of BT ch.2 TIOA.
Writing	10	Uses TIOA2_1 at the output pin of BT ch.2 TIOA.
	11	Uses TIOA2_2 at the output pin of BT ch.2 TIOA.

[bit17:14] Reserved: Reserved bits

0b0000 is read out from these bits.

When writing these bits, set them to 0b0000.

[bit13:12] TIOB1S: TIOB1 Input Select bits

Selects input for TIOB1.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB1_0 at the input pin of BT ch.1 TIOB. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOB1_1 at the input pin of BT ch.1 TIOB.
	11	Uses TIOB1_2 at the input pin of BT ch.1 TIOB.



[bit11:10] TIOA1E: TIOA1 Output Select bits

Selects output for TIOA1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for BT ch.1 TIOA. [Initial value]
Writing	01	Uses TIOA1_0 at the output pin of BT ch.1 TIOA.
vviiting	10	Uses TIOA1_1 at the output pin of BT ch.1 TIOA.
	11	Uses TIOA1_2 at the output pin of BT ch.1 TIOA.

[bit9:8] TIOA1S: TIOA1 Input Select bits

Selects input for TIOA1.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOA1_0 at the input pin of BT ch.1 TIOA. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses TIOA1_1 at the input pin of BT ch.1 TIOA.
	11	Uses TIOA1_2 at the input pin of BT ch.1 TIOA.

[bit7] Reserved: Reserved bit

0b0 is read out from this bit.

When writing this bit, set it to 0b0.

[bit6:4] TIOB0S: TIOB0 Input Select bits

Selects input for TIOB0.

bit		Description				
Reading		Reads out the register value.				
	000	Uses TIOB0_0 at the input pin of BT ch.0 TIOB. [Initial value]				
	001	Same as Writing 000.				
	010	Uses TIOB0_1 at the input pin of BT ch.0 TIOB.				
\\/riting	011	Uses TIOB0_2 at the input pin of BT ch.0 TIOB.				
Writing	100	Setting is prohibited.				
	101	Setting is prohibited.				
	110	Uses SUBOUT at the input pin of BT ch.0 TIOB.				
	111	Uses at the pin for measuring trimming of the high-speed CR frequency division clock.				

[bit3:2] TIOA0E: TIOA0 Output Select bits

Selects output for TIOA0.

bit		Description
Reading		Reads out the register value.
	00	Produces output for BT ch.0 TIOA. [Initial value]
\A/ritin a	01	Uses TIOA0_0 at the output pin of BT ch.0 TIOA.
Writing	10	Uses TIOA0_1 at the output pin of BT ch.0 TIOA.
	11	Uses TIOA0_2 at the output pin of BT ch.0 TIOA.

CHAPTER 12: I/O Port



[bit1:0] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

Notes:

- TIOA

Even channels are for output only.

Odd channels are for both input and output.

- TIOB

Input only.

 TIOA1, TIOA3, TIOA5, TIOA7(odd number of "A") are not bidirectional pins so that choose either input pin or output pin for them.

When output is chosen for odd TIOA channel, input setting will be ignored.

- Example1: Use TIOA1 as an output pin:

When TIOA1 is output to TIOA1_0, select EPFR04:TIOA1E = 01.

When TIOA1 is output to TIOA1_1, select EPFR04:TIOA1E = 10.

When TIOA1 is output to TIOA1_2, select EPFR04:TIOA1E = 11.

Settings for EPFR04:TIOA1S will be ignored.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

Example2: When TIOA1 is used as an input pin:

Select EPFR04:TIOA1E = 00.

When TIOA1 is input from TIOA1_0, select EPFR04:TIOA1S = 00 or 01.

When TIOA1 is input from TIOA1_1, select EPFR04:TIOA1S = 10.

When TIOA1 is input from TIOA1_2, select EPFR04:TIOA1S = 11.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

- * When a pin is set to input, the output of the pin which is also used by selected pins (GPIO, other peripheral function pins) can be input to the base timer as Feedback with a setting not described above.
- This register is not initialized by deep standby transition reset.



4.13 Extended Pin Function Setting Register 05 (EPFR05)

The EPFR05 register assigns functions to pins of ch.4, ch.5, ch.6, and ch.7 of the base timer.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	Rese	rved	TIOB7S		TIOA7E		TIOA7S	
Attribute	-		R/W		R/W		R/W	
Initial value	-		0	0	0	0	00	
bit	23	22	21	20	19	18	17	16
Field	Rese	rved	TIO	B6S	TIOA6E		Reserved	
Attribute	-		R/W		R/W		-	
Initial value	-		00		00		-	
bit	15	14	13	12	11	10	9	8
Field	Rese	rved	TIOB5S		TIOA5E		TIOA5S	
Attribute	-		R/W		R/W		R/W	
Initial value	-		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	Reserved		TIOB4S		TIOA4E		Reserved	
Attribute	-		R/W		R/W		-	
Initial value	-		00		00		-	

Register Function

[bit31:30] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit29:28] TIOB7S: TIOB7 Input Select bits

Selects input for TIOB7.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB7_0 at the input pin of BT ch.7 TIOB. [Initial value]
Writing	01	Same as Writing 00.
vviiung	10	Uses TIOB7_1 at the input pin of BT ch.7 TIOB.
	11	Uses TIOB7_2 at the input pin of BT ch.7 TIOB.

[bit27:26] TIOA7E: TIOA7 Output Select bits

Selects output for TIOA7.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.7 TIOA. [Initial value]
\\/riting	01	Uses TIOA7_0 at the output pin of BT ch.7 TIOA.
Writing	10	Uses TIOA7_1 at the output pin of BT ch.7 TIOA.
	11	Uses TIOA7_2 at the output pin of BT ch.7 TIOA.



[bit25:24] TIOA7S: TIOA7 Input Select bits

Selects input for TIOA7.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOA7_0 at the input pin of BT ch.7 TIOA. [Initial value]
Writing	01	Same as Writing 00.
vviiling	10	Uses TIOA7_1 at the input pin of BT ch.7 TIOA.
	11	Uses TIOA7_2 at the input pin of BT ch.7 TIOA.

[bit23:22] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit21:20] TIOB6S: TIOB6 Input Select bits

Selects input for TIOB6.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB6_0 at the input pin of BT ch.6 TIOB. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOB6_1 at the input pin of BT ch.6 TIOB.
	11	Uses TIOB6_2 at the input pin of BT ch.6 TIOB.

[bit19:18] TIOA6E: TIOA6 Output Select bits

Selects output for TIOA6.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.6 TIOA. [Initial value]
\\/sitin a	01	Uses TIOA6_0 at the output pin of BT ch.6 TIOA.
Writing	10	Uses TIOA6_1 at the output pin of BT ch.6 TIOA.
	11	Uses TIOA6_2 at the output pin of BT ch.6 TIOA.

[bit17:14] Reserved: Reserved bits

0b0000 is read out from these bits.

When writing these bits, set them to 0b0000.

[bit13:12] TIOB5S: TIOB5 Input Select bits

Selects input for TIOB5.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB5_0 at the input pin of BT ch.5 TIOB. [Initial value]
\A/sitin a	01	Same as Writing 00.
Writing	10	Uses TIOB5_1 at the input pin of BT ch.5 TIOB.
	11	Uses TIOB5_2 at the input pin of BT ch.5 TIOB.



[bit11:10] TIOA5E: TIOA5 Output Select bits

Selects output for TIOA5.

bit11:10		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.5 TIOA. [Initial value]
Writing	01	Uses TIOA5_0 at the output pin of BT ch.5 TIOA.
vvnung	10	Uses TIOA5_1 at the output pin of BT ch.5 TIOA.
	11	Uses TIOA5_2 at the output pin of BT ch.5 TIOA.

[bit9:8] TIOA5S: TIOA5 Input Select bits

Selects input for TIOA5.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOA5_0 at the input pin of BT ch.5 TIOA. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses TIOA5_1 at the input pin of BT ch.5 TIOA.
	11	Uses TIOA5_2 at the input pin of BT ch.5 TIOA.

[bit7:6] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit5:4] TIOB4S: TIOB4 Input Select bits

Selects input for TIOB4.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB4_0 at the input pin of BT ch.4 TIOB. [Initial value]
\A/siting	01	Same as Writing 00.
Writing	10	Uses TIOB4_1 at the input pin of BT ch.4 TIOB.
	11	Uses TIOB4_2 at the input pin of BT ch.4 TIOB.

[bit3:2] TIOA4E: TIOA4 Output Select bits

Selects output for TIOA4.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.4 TIOA. [Initial value]
\\/ritin a	01	Uses TIOA4_0 at the output pin of BT ch.4 TIOA.
Writing	10	Uses TIOA4_1 at the output pin of BT ch.4 TIOA.
	11	Uses TIOA4_2 at the output pin of BT ch.4 TIOA.

[bit1:0] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

CHAPTER 12: I/O Port



Notes:

TIOA

Even channels are for output only.

Odd channels are for both input and output.

- TIOB

Input only.

- TIOA1, TIOA3, TIOA5, TIOA7(odd number of "A") are not bidirectional pins so that choose either input pin or output pin for them.

When output is chosen for odd TIOA channel, input setting will be ignored.

- Example1: Use TIOA1 as an output pin:

When TIOA1 is output to TIOA1_0, select EPFR04:TIOA1E = 01.

When TIOA1 is output to TIOA1_1, select EPFR04:TIOA1E = 10.

When TIOA1 is output to TIOA1 2, select EPFR04:TIOA1E = 11.

Settings for EPFR04:TIOA1S will be ignored.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

- Example2: When TIOA1 is used as an input pin:

Select EPFR04:TIOA1E = 00.

When TIOA1 is input from TIOA1_0, select EPFR04:TIOA1S = 00 or 01.

When TIOA1 is input from TIOA1_1, select EPFR04:TIOA1S = 10.

When TIOA1 is input from TIOA1_2, select EPFR04:TIOA1S = 11.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

- * When a pin is set to input, the output of the pin which is also used by selected pins (GPIO, other peripheral function pins) can be input to the base timer as Feedback with a setting not described above.
- This register is not initialized by deep standby transition reset.



4.14 Extended Pin Function Setting Register 06 (EPFR06)

The EPFR06 register assigns functions to external interrupt pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	EINT	15S	EINT14S		EINT	EINT13S		Γ12S
Attribute	R/	W	R/W		R/W		R/W	
Initial value	00)	00		0	00		0
bit	23	22	21	20	19	18	17	16
Field	EINT	118	EINT	Γ10S	EINT	T09S	EIN	T08S
Attribute	R/	N	R/W		R/	R/W		W
Initial value	00)	00		0	00		0
bit	15	14	13	12	11	10	9	8
Field	EINT07S		EINT06S		EINT	EINT05S		T04S
Attribute	R/W		R/W		R/W		R/W	
Initial value	00		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	EINT03S		EINT02S		EINT01S		EINT00S	
Attribute	R/W		R/W		R/	W	R/	W
Initial value	00		00		00		00	

Register Function

[bit31:30] EINT15S: External Interrupt Input Select bits

Selects input for EINT15.

bit		Description
Reading		Reads out the register value.
	00	Uses INT15_0 at the input pin of EINT ch.15. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses INT15_1 at the input pin of EINT ch.15.
	11	Uses INT15_2 at the input pin of EINT ch.15.

[bit29:28] EINT14S: External Interrupt Input Select bits

Selects input for EINT14.

bit		Description
Reading		Reads out the register value.
	00	Uses INT14_0 at the input pin of EINT ch.14. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses INT14_1 at the input pin of EINT ch.14.
	11	Uses INT14_2 at the input pin of EINT ch.14.



[bit27:26] EINT13S: External Interrupt Input Select bits

Selects input for EINT13.

bit		Description
Reading		Reads out the register value.
	00	Uses INT13_0 at the input pin of EINT ch.13. [Initial value]
Writing	01	Same as Writing 00
vviiling	10	Uses INT13_1 at the input pin of EINT ch.13.
	11	Uses INT13_2 at the input pin of EINT ch.13.

[bit25:24] EINT12S: External Interrupt Input Select bits

Selects input for EINT12.

bit		Description
Reading		Reads out the register value.
	00	Uses INT12_0 at the input pin of EINT ch.12. [Initial value]
Writing	01	Same as Writing 00.
vviiting	10	Uses INT12_1 at the input pin of EINT ch.12.
	11	Uses INT12_2 at the input pin of EINT ch.12.

[bit23:22] EINT11S: External Interrupt Input Select bits

Selects input for EINT11.

bit		Description
Reading		Reads out the register value.
	00	Uses INT11_0 at the input pin of EINT ch.11. [Initial value]
Writing	01	Same as Writing 00.
vviiting	10	Uses INT11_1 at the input pin of EINT ch.11.
	11	Uses INT11_2 at the input pin of EINT ch.11.

[bit21:20] EINT10S: External Interrupt Input Select bits

Selects input for EINT10.

bit		Description
Reading		Reads out the register value.
	00	Uses INT10_0 at the input pin of EINT ch.10. [Initial value]
Writing	01	Same as Writing 00.
vviitiig	10	Uses INT10_1 at the input pin of EINT ch.10.
	11	Uses INT10_2 at the input pin of EINT ch.10.

[bit19:18] EINT09S: External Interrupt Input Select bits

Selects input for EINT09.

bit		Description
Reading		Reads out the register value.
	00	Uses INT09_0 at the input pin of EINT ch.9. [Initial value]
Writing	01	Same as Writing 00.
vviiling	10	Uses INT09_1 at the input pin of EINT ch.9.
	11	Uses INT09_2 at the input pin of EINT ch.9.



[bit17:16] EINT08S: External Interrupt Input Select bits

Selects input for EINT08.

bit		Description
Reading		Reads out the register value.
	00	Uses INT08_0 at the input pin of EINT ch.8. [Initial value]
Writing	01	Same as Writing 00.
vvilling	10	Uses INT08_1 at the input pin of EINT ch.8.
	11	Uses INT08_2 at the input pin of EINT ch.8.

[bit15:14] EINT07S: External Interrupt Input Select bits

Selects input for EINT07.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses INT07_0 at the input pin of EINT ch.7. [Initial value]
	01	Same as Writing 00.
	10	Uses INT07_1 at the input pin of EINT ch.7.
	11	Uses INT07_2 at the input pin of EINT ch.7.

[bit13:12] EINT06S: External Interrupt Input Select bits

Selects input for EINT06.

bit		Description
Reading		Reads out the register value.
	00	Uses INT06_0 at the input pin of EINT ch.6. [Initial value]
Writing	01	Same as Writing 00.
vviiding	10	Uses INT06_1 at the input pin of EINT ch.6.
	11	Uses INT06_2 at the input pin of EINT ch.6.

[bit11:10] EINT05S: External Interrupt Input Select bits

Selects input for EINT05.

bit		Description
Reading		Reads out the register value.
	00	Uses INT05_0 at the input pin of EINT ch.5. [Initial value]
Writing	01	Same as Writing 00.
vviiding	10	Uses INT05_1 at the input pin of EINT ch.5.
	11	Uses INT05_2 at the input pin of EINT ch.5.

[bit9:8] EINT04S: External Interrupt Input Select bits

Selects input for EINT04.

bit		Description
Reading		Reads out the register value.
	00	Uses INT04_0 at the input pin of EINT ch.4. [Initial value]
Writing	01	Same as Writing 00.
vvilling	10	Uses INT04_1 at the input pin of EINT ch.4.
	11	Uses INT04_2 at the input pin of EINT ch.4.



[bit7:6] EINT03S: External Interrupt Input Select bits

Selects input for EINT03.

bit		Description
Reading		Reads out the register value.
	00	Uses INT03_0 at the input pin of EINT ch.3. [Initial value]
Writing	01	Same as Writing 00.
vviiling	10	Uses INT03_1 at the input pin of EINT ch.3.
	11	Uses INT03_2 at the input pin of EINT ch.3.

[bit5:4] EINT02S: External Interrupt Input Select bits

Selects input for EINT02.

bit		Description
Reading		Reads out the register value.
	00	Uses INT02_0 at the input pin of EINT ch.2. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses INT02_1 at the input pin of EINT ch.2.
	11	Uses INT02_2 at the input pin of EINT ch.2.

[bit3:2] EINT01S: External Interrupt Input Select bits

Selects input for EINT01.

bit		Description
Reading		Reads out the register value.
	00	Uses INT01_0 at the input pin of EINT ch.1. [Initial value]
Writing	01	Same as Writing 00.
vviitiig	10	Uses INT01_1 at the input pin of EINT ch.1.
	11	Uses INT01_2 at the input pin of EINT ch.1.

[bit1:0] EINT00S: External Interrupt Input Select bits

Selects input for EINT00.

bit		Description
Reading		Reads out the register value.
	00	Uses INT00_0 at the input pin of EINT ch.0. [Initial value]
Writing	01	Same as Writing 00.
vviitiiig	10	Uses INT00_1 at the input pin of EINT ch.0.
	11	Uses INT00_2 at the input pin of EINT ch.0.

Note:

- This register is not initialized by deep standby transition reset.



4.15 Extended Pin Function Setting Register 07 (EPFR07)

The EPFR07 register assigns functions of multi-function serial ch.0 to ch.3.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	Reserved				SCK3B		SOT3B	
Attribute		,	-		R/W		R/W	
Initial value			-		00		00	
bit	23	22	21	20	19	18	17	16
Field	SIN	3S	SCK2B		SOT2B		SIN2S	
Attribute	R/	W	R/W		R/W		R/W	
Initial value	00	0	00		00		00	
bit	15	14	13	12	11	10	9	8
Field	SCK1B		SOT1B		SIN1S		SCK0B	
Attribute	R/W		R/W		R/W		R/W	
Initial value	00		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	SOT0B		SIN0S			Rese	erved	
Attribute	R/	W	R	W			-	
Initial value	00		00				-	

Register Function

[bit31:28] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.

[bit27:26] SCK3B: SCK3 Input/Output Select bits

Selects input/output for SCK3.

bit		Description
Reading		Reads out the register value.
	00	Uses SCK3_0 at the input pin of MFS ch.3 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK3_0 at the input pin of MFS ch.3 SCK.
\\/riting		Uses SCK3_0 at the output pin.
Writing ·	10	Uses SCK3_1 at the input pin of MFS ch.3 SCK.
	10	Uses SCK3_1 at the output pin.
	11	Uses SCK3_2 at the input pin of MFS ch.3 SCK.
	11	Uses SCK3_2 at the output pin.



[bit25:24] SOT3B: SOT3 Input/Output Select bits

Selects input/output for SOT3.

bit		Description
Readir	ng	Reads out the register value.
	00	Uses SOT3_0 at the input pin of MFS ch.3 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT3_0 at the input pin of MFS ch.3 SOT.
\\/ritin a		Uses SOT3_0 at the output pin.
Writing	10	Uses SOT3_1 at the input pin of MFS ch.3 SOT.
	10	Uses SOT3_1 at the output pin.
	11	Uses SOT3_2 at the input pin of MFS ch.3 SOT.
	11	Uses SOT3_2 at the output pin.

[bit23:22] SIN3S: SIN3 Input Select bits

Selects input for SIN3.

bit		Description
Readir	ng	Reads out the register value.
	00	Uses SIN3_0 at the input pin of MFS ch.3 SIN. [Initial value]
\\/sitin a	01	Same as Writing 00.
Writing	10	Uses SIN3_1 at the input pin of MFS ch.3 SIN.
	11	Uses SIN3_2 at the input pin of MFS ch.3 SIN.

[bit21:20] SCK2B: SCK2 Input/Output Select bits

Selects input/output for SCK2.

bit		Description			
Readir	ng	Reads out the register value.			
	00	Uses SCK2_0 at the input pin of MFS ch.2 SCK.			
	00	Does not produce output. [Initial value]			
	01	Uses SCK2_0 at the input pin of MFS ch.2 SCK.			
Writing		Uses SCK2_0 at the output pin.			
vviiting	10	Uses SCK2_1 at the input pin of MFS ch.2 SCK.			
	10	Uses SCK2_1 at the output pin.			
	11	Uses SCK2_2 at the input pin of MFS ch.2 SCK.			
		Uses SCK2_2 at the output pin.			

[bit19:18] SOT2B: SOT2 Input/Output Select bits

Selects input/output for SOT2.

bit		Description			
Readir	ng	Reads out the register value.			
	00	Uses SOT2_0 at the input pin of MFS ch.2 SOT.			
	00	Does not produce output. [Initial value]			
	01	Uses SOT2_0 at the input pin of MFS ch.2 SOT.			
Writing		Uses SOT2_0 at the output pin.			
vviiuiig	10	Uses SOT2_1 at the input pin of MFS ch.2 SOT.			
	10	Uses SOT2_1 at the output pin.			
	11	Uses SOT2_2 at the input pin of MFS ch.2 SOT.			
		Uses SOT2_2 at the output pin.			



[bit17:16] SIN2S: SIN2 Input Select bits

Selects input for SIN2.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN2_0 at the input pin of MFS ch.2 SIN. [Initial value]
Writing	01	Same as Writing 00.
vviiling	10	Uses SIN2_1 at the input pin of MFS ch.2 SIN.
	11	Uses SIN2_2 at the input pin of MFS ch.2 SIN.

[bit15:14] SCK1B: SCK1 Input/Output Select bits

Selects input/output for SCK1.

bit		Description			
Readir	ng	Reads out the register value.			
	00	Uses SCK1_0 at the input pin of MFS ch.1 SCK.			
	00	Does not produce output. [Initial value]			
	01	Uses SCK1_0 at the input pin of MFS ch.1 SCK.			
Writing		Uses SCK1_0 at the output pin.			
vviiting	10	Uses SCK1_1 at the input pin of MFS ch.1 SCK.			
	10	Uses SCK1_1 at the output pin.			
	11	Uses SCK1_2 at the input pin of MFS ch.1 SCK.			
	11	Uses SCK1_2 at the output pin.			

[bit13:12] SOT1B: SOT1 Input/Output Select bits

Selects input/output for SOT1.

bit		Description
Readir	ng	Reads out the register value.
	00	Uses SOT1_0 at the input pin of MFS ch.1 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT1_0 at the input pin of MFS ch.1 SOT.
Writing		Uses SOT1_0 at the output pin.
vviiling	10	Uses SOT1_1 at the input pin of MFS ch.1 SOT.
		Uses SOT1_1 at the output pin.
	11	Uses SOT1_2 at the input pin of MFS ch.1 SOT.
	11	Uses SOT1_2 at the output pin.

[bit11:10] SIN1S: SIN1 Input Select bits

Selects input for SIN1.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN1_0 at the input pin of MFS ch.1 SIN. [Initial value]
Mriting	01	Same as Writing 00.
Writing	10	Uses SIN1_1 at the input pin of MFS ch.1 SIN.
	11	Uses SIN1_2 at the input pin of MFS ch.1 SIN.



[bit9:8] SCK0B: SCK0 Input/Output Select bits

Selects input/output for SCK0.

bit		Description
Readii	ng	Reads out the register value.
	00	Uses SCK0_0 at the input pin of MFS ch.0 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK0_0 at the input pin of MFS ch.0 SCK.
Writing		Uses SCK0_0 at the output pin.
vviillig	10	Uses SCK0_1 at the input pin of MFS ch.0 SCK.
	10	Uses SCK0_1 at the output pin.
	11	Uses SCK0_2 at the input pin of MFS ch.0 SCK.
	11	Uses SCK0_2 at the output pin.

[bit7:6] SOT0B: SOT0 Input/Output Select bits

Selects input/output for SOT0.

bit		Description			
Readi	ng	Reads out the register value.			
	00	Uses SOT0_0 at the input pin of MFS ch.0 SOT.			
	00	Does not produce output. [Initial value]			
	01	Uses SOT0_0 at the input pin of MFS ch.0 SOT.			
\A/ritin a		Uses SOT0_0 at the output pin.			
Writing	10	Uses SOT0_1 at the input pin of MFS ch.0 SOT.			
	10	Uses SOT0_1 at the output pin.			
	11	Uses SOT0_2 at the input pin of MFS ch.0 SOT.			
	11	Uses SOT0_2 at the output pin.			

[bit5:4] SIN0S: SIN0 Input Select bits

Selects input for SIN0.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN0_0 at the input pin of MFS ch.0 SIN. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses SIN0_1 at the input pin of MFS ch.0 SIN.
	11	Uses SIN0_2 at the input pin of MFS ch.0 SIN.

[bit3:0] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.

Note:

This register is not initialized by deep standby transition reset.



4.16 Extended Pin Function Setting Register 08 (EPFR08)

The EPFR08 register assigns functions of multi-function serial ch.4 to ch.7.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	CTS5S		RTS5E		SCK7B		SOT7B	
Attribute	R/\	٧	R/W		R/W		R/W	
Initial value	00)	00		00		00	
bit	23	22	21	20	19	18	17	16
Field	SIN	7S	SCK6B		SOT6B		SIN6S	
Attribute	R/W		R/W		R/W		R/W	
Initial value	00)	00		00		00	
bit	15	14	13	12	11	10	9	8
Field	SCK	5B	SOT5B		SIN5S		SCK4B	
Attribute	R/W		R/W		R/W		R/W	
Initial value	00		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	SOT4B		SIN4S		CTS4S		RTS4E	
Attribute	R/W		R/W		R/W		R/W	
Initial value	00		00		00		00	

Register Function

[bit31:30] CST5S: CTS5 Input/Output Select bits

Selects input for CTS5.

bit		Description
Reading		Reads out the register value.
	00	Uses CTS5_0 at the input pin of MFS ch.5 CTS. [Initial value]
Mriting	01	Same as Writing 00.
Writing	10	Uses CTS5_1 at the input pin of MFS ch.5 CTS.
	11	Uses CTS5_2 at the input pin of MFS ch.5 CTS.

[bit29:28] RTS5E: RTS5 Input/Output Select bits

Selects output for RTS5.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch.5 RTS. [Initial value]
\A/ritin a	01	Uses RTS5_0 at the output pin of MFS ch.5 RTS.
Writing	10	Uses RTS5_1 at the output pin of MFS ch.5 RTS.
	11	Uses RTS5_2 at the output pin of MFS ch.5 RTS.



[bit27:26] SCK7B: SCK7 Input/Output Select bits

Selects input/output for SCK7.

bit		Description
Readin	ıg	Reads out the register value.
	00	Uses SCK7_0 at the input pin of MFS ch.7 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK7_0 at the input pin of MFS ch.7 SCK.
\A/sitin a		Uses SCK7_0 at the output pin.
Writing	10	Uses SCK7_1 at the input pin of MFS ch.7 SCK.
		Uses SCK7_1 at the output pin.
	11	Uses SCK7_2 at the input pin of MFS ch.7 SCK.
	11	Uses SCK7_2 at the output pin.

[bit25:24] SOT7B: SOT7 Input/Output Select bits

Selects input/output for SOT7.

bit		Description
Readir	ng	Reads out the register value.
	00	Uses SOT7_0 at the input pin of MFS ch.7 SOT.
	0	Does not produce output. [Initial value]
	01	Uses SOT7_0 at the input pin of MFS ch.7 SOT.
Writing		Uses SOT7_0 at the output pin.
vviillig	10	Uses SOT7_1 at the input pin of MFS ch.7 SOT.
		Uses SOT7_1 at the output pin.
	11	Uses SOT7_2 at the input pin of MFS ch.7 SOT.
	11	Uses SOT7_2 at the output pin.

[bit23:22] SIN7S: SIN7 Input Select bits

Selects input for SIN7.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN7_0 at the input pin of MFS ch.7 SIN. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses SIN7_1 at the input pin of MFS ch.7 SIN.
	11	Uses SIN7_2 at the input pin of MFS ch.7 SIN.

[bit21:20] SCK6B: SCK6 Input/Output Select bits

Selects input/output for SCK6.

bit		Description
Readin	g	Reads out the register value.
	00	Uses SCK6_0 at the input pin of MFS ch.6 SCK.
	0	Does not produce output. [Initial value]
	01	Uses SCK6_0 at the input pin of MFS ch.6 SCK.
Writing		Uses SCK6_0 at the output pin.
vviillig	10	Uses SCK6_1 at the input pin of MFS ch.6 SCK.
		Uses SCK6_1 at the output pin.
	11	Uses SCK6_2 at the input pin of MFS ch.6 SCK.
		Uses SCK6_2 at the output pin.



[bit19:18] SOT6B: SOT6 Input/Output Select bits

Selects input/output for SOT6.

bit		Description
Reading		Reads out the register value.
	00	Uses SOT6_0 at the input pin of MFS ch.6 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT6_0 at the input pin of MFS ch.6 SOT.
Mriting		Uses SOT6_0 at the output pin.
Writing	10	Uses SOT6_1 at the input pin of MFS ch.6 SOT.
		Uses SOT6_1 at the output pin.
	44	Uses SOT6_2 at the input pin of MFS ch.6 SOT.
	11	Uses SOT6_2 at the output pin.

[bit17:16] SIN6S: SIN6 Input Select bits

Selects input for SIN6.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN6_0 at the input pin of MFS ch.6 SIN. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses SIN6_1 at the input pin of MFS ch.6 SIN.
	11	Uses SIN6_2 at the input pin of MFS ch.6 SIN.

[bit15:14] SCK5B: SCK5 Input/Output Select bits

Selects input/output for SCK5.

bit		Description
Readin	g	Reads out the register value.
	00	Uses SCK5_0 at the input pin of MFS ch.5 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK5_0 at the input pin of MFS ch.5 SCK.
Writing		Uses SCK5_0 at the output pin.
vviiling	10	Uses SCK5_1 at the input pin of MFS ch.5 SCK.
		Uses SCK5_1 at the output pin.
	11	Uses SCK5_2 at the input pin of MFS ch.5 SCK.
	11	Uses SCK5_2 at the output pin.

[bit13:12] SOT5B: SOT5 Input/Output Select bits

Selects input/output for SOT5.

bit		Description
Reading		Reads out the register value.
	00	Uses SOT5_0 at the input pin of MFS ch.5 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT5_0 at the input pin of MFS ch.5 SOT.
Writing		Uses SOT5_0 at the output pin.
vviitiiig	10	Uses SOT5_1 at the input pin of MFS ch.5 SOT.
	10	Uses SOT5_1 at the output pin.
	11	Uses SOT5_2 at the input pin of MFS ch.5 SOT.
	11	Uses SOT5_2 at the output pin.



[bit11:10] SIN5S: SIN5 Input Select bits

Selects input for SIN5.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN5_0 at the input pin of MFS ch.5 SIN. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses SIN5_1 at the input pin of MFS ch.5 SIN.
	11	Uses SIN5_2 at the input pin of MFS ch.5 SIN.

[bit9:8] SCK4B: SCK4 Input/Output Select bits

Selects input/output for SCK4.

bit		Description
Reading		Reads out the register value.
	00	Uses SCK4_0 at the input pin of MFS ch.4 SCK.
	0	Does not produce output. [Initial value]
	01	Uses SCK4_0 at the input pin of MFS ch.4 SCK.
Writing		Uses SCK4_0 at the output pin.
vviitiig	10	Uses SCK4_1 at the input pin of MFS ch.4 SCK.
		Uses SCK4_1 at the output pin.
	11	Uses SCK4_2 at the input pin of MFS ch.4 SCK.
	- 11	Uses SCK4_2 at the output pin.

[bit7:6] SOT4B: SOT4 Input/Output Select bits

Selects input/output for SOT4.

bit		Description
Reading		Reads out the register value.
	00	Uses SOT4_0 at the input pin of MFS ch.4 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT4_0 at the input pin of MFS ch.4 SOT.
Writing		Uses SOT4_0 at the output pin.
vviiting	10	Uses SOT4_1 at the input pin of MFS ch.4 SOT.
		Uses SOT4_1 at the output pin.
	11	Uses SOT4_2 at the input pin of MFS ch.4 SOT.
		Uses SOT4_2 at the output pin.

[bit5:4] SIN4S: SIN4 Input Select bits

Selects input for SIN4.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN4_0 at the input pin of MFS ch.4 SIN. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses SIN4_1 at the input pin of MFS ch.4 SIN.
	11	Uses SIN4_2 at the input pin of MFS ch.4 SIN.



[bit3:2] CTS4S: CTS4 Input Select bits

Selects input for CTS4.

bit		Description
Reading		Reads out the register value.
	00	Uses CTS4_0 at the input pin of MFS ch.4 CTS. [Initial value]
Mriting	01	Same as Writing 00.
Writing	10	Uses CTS4_1 at the input pin of MFS ch.4 CTS.
	11	Uses CTS4_2 at the input pin of MFS ch.4 CTS.

[bit1:0] RTS4E: RTS4 Output Select bits

Selects output for RTS4.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for MFS ch.4 RTS. [Initial value]
Mritina	01	Uses RTS4_0 at the output pin of MFS ch.4 RTS.
Writing	10	Uses RTS4_1 at the output pin of MFS ch.4 RTS.
	11	Uses RTS4_2 at the output pin of MFS ch.4 RTS.

Note:

This register is not initialized by deep standby transition reset.



4.17 Extended Pin Function Setting Register 09 (EPFR09)

The EPFR09 register assigns functions to CAN, ADC trigger, and QPRC peripheral pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	СТХ	(1E	CRX1S		CTX0E		CRX0S	
Attribute	R/	W	R/W		R/	R/W		W
Initial value	00	0	0	0	0	0	00	
bit	23	22	21	20	19	18	17	16
Field		ADTF	RG2S			ADTI	RG1S	
Attribute		R/	W			R	W	
Initial value		00	00	0000				
bit	15	14	13	12	11	10	9	8
Field		ADTF	RG0S		QZI	N1S	QBI	N1S
Attribute		R/	W		R/	W	R/	W
Initial value		00	00		0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	QAII	N1S	QZI	N0S	QBI	N0S	QAI	N0S
Attribute	R/W		R/W		R/W		R/W	
Initial value	00	_		0		0	0	•

Register Function

[bit31:30] CTX1E: CTX1E Output Select bits

Selects output for CAN TX1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output for CAN ch.1 TX. [Initial value]
\A/ritin a	01	Sets the output pin of CAN ch.1 TX to TX1_0.
Writing	10	Sets the output pin of CAN ch.1 TX to TX1_1.
	11	Sets the output pin of CAN ch.1 TX to TX1_2.

[bit29:28] CRX1S: CRX1S Input Select bits

Selects input for CAN RX1.

bit		Description
Reading		Reads out the register value.
	00	Sets the input pin of CAN ch.1 RX to RX1_0. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Sets the input pin of CAN ch.1 RX to RX1_1.
	11	Sets the input pin of CAN ch.1 RX to RX1_2.



[bit27:26] CTX0E: CTX0E Output Select bits

Selects output for CAN TX0.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce output for CAN ch.0 TX. [Initial value]
	01	Sets the output pin of CAN ch.0 TX to TX0_0.
	10	Sets the output pin of CAN ch.0 TX to TX0_1.
	11	Sets the output pin of CAN ch.0 TX to TX0_2.

[bit25:24] CRX0S: CRX0S Input Select bits

Selects input for CAN RX0.

bit		Description
Reading		Reads out the register value.
	00	Sets the input pin of CAN ch.0 RX to RX0_0. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Sets the input pin of CAN ch.0 RX to RX0_1.
	11	Sets the input pin of CAN ch.0 RX to RX0_2.

[bit23:20] ADTRG2S: ADTRG2 Input Select bits

Selects input for ADTRG2.

bit		Description
Readi	ing	Reads out the register value.
	0000	Uses ADTG_0 at the input pin of ADC unit 2's startup trigger. [Initial value]
	0001	Same as Writing 0000.
	0010	Uses ADTG_1 at the input pin of ADC unit 2's startup trigger.
	0011	Uses ADTG_2 at the input pin of ADC unit 2's startup trigger.
Mriting	0100	Uses ADTG_3 at the input pin of ADC unit 2's startup trigger.
Writing	0101	Uses ADTG_4 at the input pin of ADC unit 2's startup trigger.
	0110	Uses ADTG_5 at the input pin of ADC unit 2's startup trigger.
	0111	Uses ADTG_6 at the input pin of ADC unit 2's startup trigger.
	1000	Uses ADTG_7 at the input pin of ADC unit 2's startup trigger.
	1001	Uses ADTG_8 at the input pin of ADC unit 2's startup trigger.
Writing other data		Setting is prohibited.



[bit19:16] ADTRG1S: ADTRG1 Input Select bits

Selects input for ADTRG1.

bit		Description
Reading		Reads out the register value.
	0000	Uses ADTG_0 at the input pin of ADC unit 1's startup trigger. [Initial value]
	0001	Same as Writing 0000.
	0010	Uses ADTG_1 at the input pin of ADC unit 1's startup trigger.
	0011	Uses ADTG_2 at the input pin of ADC unit 1's startup trigger.
\A/miki.m.m	0100	Uses ADTG_3 at the input pin of ADC unit 1's startup trigger.
Writing	0101	Uses ADTG_4 at the input pin of ADC unit 1's startup trigger.
	0110	Uses ADTG_5 at the input pin of ADC unit 1's startup trigger.
	0111	Uses ADTG_6 at the input pin of ADC unit 1's startup trigger.
	1000	Uses ADTG_7 at the input pin of ADC unit 1's startup trigger.
	1001	Uses ADTG_8 at the input pin of ADC unit 1's startup trigger.
Writing other data		Setting is prohibited.

[bit15:12] ADTRG0S: ADTRG0 Input Select bits

Selects input for ADTRG0.

bit		Description
Reading		Reads out the register value.
	0000	Uses ADTG_0 at the input pin of ADC unit 0's startup trigger. [Initial value]
	0001	Same as Writing 0000.
	0010	Uses ADTG_1 at the input pin of ADC unit 0's startup trigger.
	0011	Uses ADTG_2 at the input pin of ADC unit 0's startup trigger.
\A/mikim m	0100	Uses ADTG_3 at the input pin of ADC unit 0's startup trigger.
Writing	0101	Uses ADTG_4 at the input pin of ADC unit 0's startup trigger.
	0110	Uses ADTG_5 at the input pin of ADC unit 0's startup trigger.
	0111	Uses ADTG_6 at the input pin of ADC unit 0's startup trigger.
	1000	Uses ADTG_7 at the input pin of ADC unit 0's startup trigger.
	1001	Uses ADTG_8 at the input pin of ADC unit 0's startup trigger.
Writing other data		Setting is prohibited.

[bit11:10] QZIN1S: QZIN1S Input Select bits

Selects input for QPRC ZIN1.

bit11:10		Description
Reading		Reads out the register value.
Writing	00	Uses ZIN1_0 at the input pin of QPRC ch.1's ZIN. [Initial value]
	01	Same as Writing 00.
	10	Uses ZIN1_1 at the input pin of QPRC ch.1's ZIN.
	11	Uses ZIN1_2 at the input pin of QPRC ch.1's ZIN.

[bit9:8] QBIN1S: QBIN1S Input Select bits

Selects input for QPRC BIN1.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses BIN1_0 at the input pin of QPRC ch.1's BIN. [Initial value]
	01	Same as Writing 00.
	10	Uses BIN1_1 at the input pin of QPRC ch.1's BIN.
	11	Uses BIN1_2 at the input pin of QPRC ch.1's BIN.



[bit7:6] QAIN1S: QAIN1S Input Select bits

Selects input for QPRC AIN1.

bit7:6		Description
Reading		Reads out the register value.
	00	Uses AIN1_0 at the input pin of QPRC ch.1's AIN. [Initial value]
Writing	01	Same as Writing 00.
vviiding	10	Uses AIN1_1 at the input pin of QPRC ch.1's AIN.
	11	Uses AIN1_2 at the input pin of QPRC ch.1's AIN.

[bit5:4] QZIN0S: QZIN0S Input Select bits

Selects input for QPRC ZIN0.

bit		Description
Reading		Reads out the register value.
	00	Uses ZIN0_0 at the input pin of QPRC ch.0's ZIN. [Initial value]
\//riting	01	Same as Writing 00.
Writing	10	Uses ZIN0_1 at the input pin of QPRC ch.0's ZIN.
	11	Uses ZIN0_2 at the input pin of QPRC ch.0's ZIN.

[bit3:2] QBIN0S: QBIN0S Input Select bits

Selects input for QPRC BIN0.

bit		Description
Reading		Reads out the register value.
	00	Uses BIN0_0 at the input pin of QPRC ch.0's BIN. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses BIN0_1 at the input pin of QPRC ch.0's BIN.
	11	Uses BIN0_2 at the input pin of QPRC ch.0's BIN.

[bit1:0] QAIN0S: QAIN0S Input Select bits

Selects input for QPRC AIN0.

bit		Description
Reading		Reads out the register value.
	00	Uses AIN0_0 at the input pin of QPRC ch.0's AIN. [Initial value]
Writing	01	Same as Writing 00.
vviiting	10	Uses AIN0_1 at the input pin of QPRC ch.0's AIN.
	11	Uses AIN0_2 at the input pin of QPRC ch.0's AIN.

Note:

This register is not initialized by deep standby transition reset.



4.18 Extended Pin Function Setting Register 10 (EPFR10)

The EPFR10 register assigns functions to external bus peripheral pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	UEA24E	UEA23E	UEA22E	UEA21E	UEA20E	UEA19E	UEA18E	UEA17E
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0
bit	23	22	21	20	19	18	17	16
Field	UEA16E	UEA15E	UEA14E	UEA13E	UEA12E	UEA11E	UEA10E	UEA09E
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0
bit	15	14	13	12	11	10	9	8
Field	UEA08E	UEA00E	UECS7E	UECS6E	UECS5E	UECS4E	UECS3E	UECS2E
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	UECS1E	UEFLSE	UEOEXE	UEDQME	UEWEXE	UECLKE	UEDTHB	UEDEFB
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

Register Function

[bit31] UEA24E: UEA24E Output Select bit

Selects output for external bus Address24.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD24. [Initial value]
	1	Produces output for user external bus MAD24.

[bit30] UEA23E: UEA23E Output Select bit

Selects output for external bus Address23.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD23. [Initial value]
Writing	1	Produces output for user external bus MAD23.

[bit29] UEA22E: UEA22E Output Select bit

Selects output for external bus Address22.

bit		Description
Reading		Reads out the register value.
\\/riting	0	Does not produce output for user external bus MAD22. [Initial value]
Writing	1	Produces output for user external bus MAD22.



[bit28] UEA21E: UEA21E Output Select bit

Selects output for external bus Address21.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD21. [Initial value]
Writing	1	Produces output for user external bus MAD21.

[bit27] UEA20E: UEA20E Output Select bit

Selects output for external bus Address20.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD20. [Initial value]
Writing	1	Produces output for user external bus MAD20.

[bit26] UEA19E: UEA19E Output Select bit

Selects output for external bus Address19.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD19. [Initial value]
vviiuiig	1	Produce output for user external bus MAD19.

[bit25] UEA18E: UEA18E Output Select bit

Selects output for external bus Address18.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD18. [Initial value]
Writing	1	Produces output for user external bus MAD18.

[bit24] UEA17E: UEA17E Output Select bit

Selects output for external bus Address17.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD17. [Initial value]
	1	Produces output for user external bus MAD17.

[bit23] UEA16E: UEA16E Output Select bit

Selects output for external bus Address16.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD16. [Initial value]
	1	Produces output for user external bus MAD16.



[bit22] UEA15E: UEA15E Output Select bit

Selects output for external bus Address15.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD15. [Initial value]
Writing	1	Produces output for user external bus MAD15.

[bit21] UEA14E: UEA14E Output Select bit

Selects output for external bus Address14.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD14. [Initial value]
Writing	1	Produces output for user external bus MAD14.

[bit20] UEA13E: UEA13E Output Select bit

Selects output for external bus Address13.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD13. [Initial value]
	1	Produces output for user external bus MAD13.

[bit19] UEA12E: UEA12E Output Select bit

Selects output for external bus Address12.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD12. [Initial value]
	1	Produces output for user external bus MAD12.

[bit18] UEA11E: UEA11E Output Select bit

Selects output for external bus Address11.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD11. [Initial value]
Writing	1	Produces output for user external bus MAD11.

[bit17] UEA10E: UEA10E Output Select bit

Selects output for external bus Address10.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD10. [Initial value]
	1	Produces output for user external bus MAD10.



[bit16] UEA09E: UEA09E Output Select bit

Selects output for external bus Address09.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD09. [Initial value]
Writing	1	Produces output for user external bus MAD09.

[bit15] UEA08E: UEA08E Output Select bit

Selects output for external bus Address08.

bit		Description
Reading		Reads out the register value.
Writing -	0	Does not produce output for user external bus MAD08. [Initial value]
	1	Produces output for user external bus MAD08.

[bit14] UEA00E: UEA00E Output Select bit

Selects output for external bus Address00.

bit		Description
Readin	g	Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD00. [Initial value]
Writing	1	Produces output for user external bus MAD00.

[bit13] UECS7E: UECS7E Output Select bit

Selects output for external bus CS7.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MCSX7. [Initial value]
Writing	1	Produces output for user external bus MCSX7.

[bit12] UECS6E: UECS6E Output Select bit

Selects output for external bus CS6.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MCSX6. [Initial value]
	1	Selects output for user external bus MCSX6.

[bit11] UECS5E: UECS5E Output Select bit

Selects output for external bus CS5.

bit		Description
Reading		Reads out the register value.
\\/riting	0	Does not produce output for user external bus MCSX5. [Initial value]
Writing	1	Produces output for user external bus MCSX5.



[bit10] UECS4E: UECS4E Output Select bit

Selects output for external bus CS4.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MCSX4. [Initial value]
	1	Produces output for user external bus MCSX4.

[bit9] UECS3E: UECS3E Output Select bit

Selects output for external bus CS3.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MCSX3. [Initial value]
Writing	1	Produces output for user external bus MCSX3.

[bit8] UECS2E: UECS2E Output Select bit

Selects output for external bus CS2.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MCSX2. [Initial value]
	1	Produces output for user external bus MCSX2.

[bit7] UECS1E: UECS1E Output Select bit

Selects output for external bus CS1.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MCSX1. [Initial value]
	0	Produces output for user external bus MCSX1.

[bit6] UEFLSE: UEFLSE Output Select bit

Selects output for external bus NAND-Flash control signal.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MNALE, MNCLE, MNWEX, or MNREX. [Initial value]
	1	Produces output for user external bus MNALE, MNCLE, MNWEX, and MNREX.

[bit5] UEOEXE: UEOEXE Output Select bit

Selects output for external bus OEX.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MOEX. [Initial value]
	1	Produces output for user external bus MOEX.



[bit4] UEDQME: UEDQME Output Select bit

Selects output for external bus DQM.

bit		Description
Reading		Reads out the register value.
\\/ritina	0	Does not produce output for user external bus MDQM1or MDQM0. [Initial value]
Writing	1	Produces output for user external bus MDQM1 and MDQM0.

[bit3] UEWEXE: UEWEXE Output Select bit

Selects output for external bus WEX.

bit		Description
Reading		Reads out the register value.
Writing -	0	Does not produce output for user external bus MWEX. [Initial value]
	1	Produces output for user external bus MWEX.

[bit2] UECLKE: UECLKE Output Select bit

Selects output for external bus clock.

bit		Description
Reading		Reads out the register value.
\\/riting	0	Does not produce output for user external bus MCLKOUT. [Initial value]
Writing	1	Produces output for user external bus MCLKOUT.

[bit1] UEDTHB: UEDTHB Input/Output Select bit

Selects input/output for external bus data.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus WD15 to WD08. [Initial value]
\\/ritima		Input of user external bus RD15 to RD08 is connected to the pin.
Writing	1	Produces output for user external bus WD15 to WD08.
		Input of user external bus RD15 to RD08 is connected to the pin.

[bit0] UEDEFB: UEDEFB Input/Output Select bit

Selects input/output for external bus signal.

bit		Description
Reading		Reads out the register value.
		Does not produce output for user external bus MAD07 to MAD01.
	0	Does not produce output for user external bus MCSX0.
		Does not produce output for user external bus WD07 to WD00.
Writing		Input of user external bus RD07 to RD00 is connected to the pin. [Initial value]
	1	Produces output for user external bus MAD07 to MAD01.
		Produces output for user external bus MCSX0.
		Produces output for user external bus WD7 to WD0.
		Input of user external bus RD7 to RD0 is connected to the pin.



Notes:

- I/O selection of the external bus data[15:8] can be controlled collectively with EPFR10.bit1.
 I/O selection of the external bus data[15:8] can be controlled by each bit also with EPFR11.bit[24:17].
 - EPFR10.bit1 setting has the higher priority than EPFR11.bit[24:17] setting.
 - To control I/O selection by setting EPFR11.bit[24:17], it is necessary to set EPFR10.bit1=0.
- I/O selection of the external bus address[7:1], MCSX0, and external bus data[7:0] can be controlled collectively with EPFR10.bit0.
 - I/O selection of the external bus address[7:1], MCSX0, and external bus data[7:0] can be controlled by each bit also with EPFR11.bit[16:1].
 - EPFR10.bit0 setting has the higher priority than EPFR11.bit[16:1] setting.
 - To control I/O selection by setting EPFR11.bit[16:1], it is necessary to set EPFR10.bit0=0.
- This register is not initialized by deep standby transition reset.



4.19 Extended Pin Function Setting Register 11 (EPFR11)

The EPFR11 register assigns functions to external bus peripheral pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field		Reserved	UED15B					
Attribute								R/W
Initial value								0
bit	23	22	21	20	19	18	17	16
Field	UED14B	UED13B	UED12B	UED11B	UED10B	UED09B	UED08B	UED07B
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0
bit	15	14	13	12	11	10	9	8
Field	UED06B	UED05B	UED04B	UED03B	UED02B	UED01B	UED00B	UEA07E
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	UEA06E	UEA05E	UEA04E	UEA03E	UEA02E	UEA01E	UECS0E	UEALEE
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

Register Function

[bit31:26] Reserved: Reserved bits

0b000000 is read from these bits.

When writing these bits, set them to 0b000000.

[bit25] Reserved: Reserved bit

The read value is undefined.

It is prohibited to write this bit.

[bit24] UED15B: UED15B Input/Output Select bit

Selects input/output for external bus data 15.

	bit		Description
	Reading		Reads out the register value.
	Writing	0	Does not produce output for user external bus MADATA15. [Initial value]
			Input of user external bus MADATA15 is connected to the pin.
		1	Produces output for user external bus MADATA15.
			Input of user external bus MADATA15 is connected to the pin.

[bit23] UED14B: UED14B Output Select bit

Selects output for external bus data 14.

bit	Description
Reading	Reads out the register value.



Writing	0	Does not produce output for user external bus MADATA14. [Initial value] Input of user external bus MADATA 14 is connected to the pin.
	1	Produces output for user external bus MADATA 14.
		Input of user external bus MADATA 14 is connected to the pin.

[bit22] UED13B: UED13B Output Select bit

Selects output for external bus data 13.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA 13. [Initial value]
\\/riting	U	Input of user external bus MADATA 13 is connected to the pin.
Writing	1	Produces output for user external bus MADATA 13.
		Input of user external bus MADATA 13 is connected to the pin.

[bit21] UED12B: UED12B Output Select bit

Selects output for external bus data 12.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA12. [Initial value]
\A/ritin a		Input of user external bus MADATA12 is connected to the pin.
Writing	1	Produces output for user external bus MADATA12.
		Input of user external bus MADATA12 is connected to the pin.

[bit20] UED11B: UED11B Output Select bit

Selects output for external bus data 11.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA11. [Initial value]
\\/ritin a		Input of user external bus MADATA11 is connected to the pin.
Writing	1	Produces output for user external bus MADATA11.
		Input of user external bus MADATA11 is connected to the pin.

[bit19] UED10B: UED10B Output Select bit

Selects output for external bus data 10.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA10. [Initial value]
\\/riting		Input of user external bus MADATA10 is connected to the pin.
Writing	1	Produces output for user external bus MADATA10.
		Input of user external bus MADATA10 is connected to the pin.



[bit18] UED09B: UED09B Output Select bit

Selects output for external bus data 09.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA09. [Initial value]
\\/ritin a	0	Input of user external bus MADATA09 is connected to the pin.
Writing	1	Produces output for user external bus MADATA09.
		Input of user external bus MADATA09 is connected to the pin.

[bit17] UED08B: UED08B Output Select bit

Selects output for external bus data 08.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA08. [Initial value]
\\/riting		Input of user external bus MADATA08 is connected to the pin.
Writing	1	Produces output for user external bus MADATA08.
		Input of user external bus MADATA08 is connected to the pin.

[bit16] UED07B: UED07B Output Select bit

Selects output for external bus data 07.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA07. [Initial value]
Mriting	U	Input of user external bus MADATA07 is connected to the pin.
Writing	1	Produces output for user external bus MADATA07.
		Input of user external bus MADATA07 is connected to the pin.

[bit15] UED06B: UED06B Output Select bit

Selects output for external bus data 06.

bit		Description
Reading	9	Reads out the register value.
	0	Does not produce output for user external bus MADATA06. [Initial value]
\A/ritin a		Input of user external bus MADATA06 is connected to the pin.
Writing	1	Produces output for user external bus MADATA06.
		Input of user external bus MADATA06 is connected to the pin.

[bit14] UED05B: UED05B Output Select bit

Selects output for external bus data 05.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA05. [Initial value]
\\/riting		Input of user external bus MADATA05 is connected to the pin.
Writing	1	Produces output for user external bus MADATA05.
		Input of user external bus MADATA05 is connected to the pin.



[bit13] UED04B: UED04B Output Select bit

Selects output for external bus data 04.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA04. [Initial value]
Mriting		Input of user external bus MADATA04 is connected to the pin.
Writing	1	Produces output for user external bus MADATA04.
		Input of user external bus MADATA04 is connected to the pin.

[bit12] UED03B: UED03B Output Select bit

Selects output for external bus data 03.

bit		Description
Readin	g	Reads out the register value.
	0	Does not produce output for user external bus MADATA03. [Initial value]
\\/ritin a		Input of user external bus MADATA03 is connected to the pin.
Writing	1	Produces output for user external bus MADATA03.
		Input of user external bus MADATA03 is connected to the pin.

[bit11] UED02B: UED02B Output Select bit

Selects output for external bus data 02.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA02. [Initial value]
\\/ritin a		Input of user external bus MADATA02 is connected to the pin.
Writing	1	Produces output for user external bus MADATA02.
		Input of user external bus MADATA02 is connected to the pin.

[bit10] UED01B: UED01B Output Select bit

Selects output for external bus data 01.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA01. [Initial value]
Mriting		Input of user external bus MADATA01 is connected to the pin.
Writing	1	Produces output for user external bus MADATA01.
		Input of user external bus MADATA01 is connected to the pin.

[bit9] UED00B: UED00B Output Select bit

Selects output for external bus data 00.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output for user external bus MADATA00. [Initial value]
Writing		Input of user external bus MADATA00 is connected to the pin.
vviiling	1	Produces output for user external bus MADATA00.
		Input of user external bus MADATA00 is connected to the pin.



[bit8] UEA07E: UEA07E Output Select bit

Selects output for external bus address07.

bit		Description
Reading	g	Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD07. [Initial value]
Writing	1	Produces output for user external bus MAD07.

[bit7] UEA06E: UEA06E Output Select bit

Selects output for external bus address06.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD06. [Initial value]
	1	Produces output for user external bus MAD06.

[bit6] UEA05E: UEA05E Output Select bit

Selects output for external bus address05.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD05. [Initial value]
	1	Produces output for user external bus MAD05.

[bit5] UEA04E: UEA04E Output Select bit

Selects output for external bus address04.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD04. [Initial value]
	1	Produces output for user external bus MAD04.

[bit4] UEA03E: UEA03E Output Select bit

Selects output for external bus address03.

bit		Description
Reading		Reads out the register value.
\A/sitin a	0	Does not produce output for user external bus MAD03. [Initial value]
Writing	1	Produces output for user external bus MAD03.

[bit3] UEA02E: UEA02E Output Select bit

Selects output for external bus address02.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MAD02. [Initial value]
	1	Produces output for user external bus MAD02.



[bit2] UEA01E: UEA01E Output Select bit

Selects output for external bus address01.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	Does not produce output for user external bus MAD01. [Initial value]
Writing	1	Produces output for user external bus MAD01.

[bit1] UECS0E: UECS0E Output Select bit

Selects output for external bus CS0.

bit		Description
Reading		Reads out the register value.
\\/riting	0	Does not produce output for user external bus MCSX0. [Initial value]
Writing	1	Produces output for user external bus MCSX0.

[bit0] UEALEE: UEALEE Output Select bit

Selects output for external bus ALE signal.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output for user external bus MALE. [Initial value]
	1	Produces output for user external bus MALE.

Notes:

- I/O selection of the external bus data[15:8] can be controlled collectively with EPFR10.bit1.
 I/O selection of the external bus data[15:8] can be controlled by each bit also with EPFR11.bit[24:17].
 - EPFR10.bit1 setting has the higher priority than EPFR11.bit[24:17] setting.
 - To control I/O selection by setting EPFR11.bit[24:17], it is necessary to set EPFR10.bit1=0.
- I/O selection of the external bus address[7:1], MCSX0, and external bus data[7:0] can be controlled collectively with EPFR10.bit0.
 - I/O selection of the external bus address[7:1], MCSX0, and external bus data[7:0] can be controlled by each bit also with EPFR11.bit[16:1].
 - EPFR10.bit0 setting has the higher priority than EPFR11.bit[16:1] setting.
 - To control I/O selection by setting EPFR11.bit[16:1], it is necessary to set EPFR10.bit0=0.
- This register is not initialized by deep standby transition reset.



4.20 Extended Pin Function Setting Register 12 (EPFR12)

The EPFR12 register assigns functions to pins of ch.8, ch.9, ch.10, and ch.11 of the base timer.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	Reserved		TIOB11S		TIOA11E		TIOA11S	
Attribute	-		R/W		R/W		R/W	
Initial value	-		0	0	00		00	
bit	23	22	21	20	19	18	17	16
Field	Rese	rved	TIOE	310S	TIOA	\10E	Rese	erved
Attribute	-		R/	W	R/	W	-	-
Initial value	-		00		00		=	
bit	15	14	13	12	11	10	9	8
Field	Rese	rved	TIOB9S		TIO	A9E	TIO	A9S
Attribute	-		R/W		R/W		R/W	
Initial value	-		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	Reserved		TIOB8S		TIOA8E		Reserved	
Attribute	-		R/W		R/	W	-	
Initial value	-		0	0	0	0	-	<u> </u>

Register Function

[bit31:30] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit29:28] TIOB11S: TIOB11 Input Select bits

Selects input for TIOB11.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB11_0 at the input pin of BT ch.11 TIOB. [Initial value]
Writing	01	Same as Writing 00.
vviiding	10	Uses TIOB11_1 at the input pin of BT ch.11 TIOB.
	11	Uses TIOB11_2 at the input pin of BT ch.11 TIOB.

[bit27:26] TIOA11E: TIOA11 Output Select bits

Selects output for TIOA11.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.11 TIOA. [Initial value]
\\/riting	01	Uses TIOA11_0 at the output pin of BT ch.11 TIOA.
Writing	10	Uses TIOA11_1 at the output pin of BT ch.11 TIOA.
	11	Uses TIOA11_2 at the output pin of BT ch.11 TIOA.



[bit25:24] TIOA11S: TIOA11 Input Select bits

Selects input for TIOA11.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOA11_0 at the input pin of BT ch.11 TIOA. [Initial value]
Writing	01	Same as Writing 00.
vviiting	10	Uses TIOA11_1 at the input pin of BT ch.11 TIOA.
	11	Uses TIOA11_2 at the input pin of BT ch.11 TIOA.

[bit23:22] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit21:20] TIOB10S: TIOB10 Input Select bits

Selects input for TIOB10.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB10_0 at the input pin of BT ch.10 TIOB. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOB10_1 at the input pin of BT ch.10 TIOB.
	11	Uses TIOB10_2 at the input pin of BT ch.10 TIOB.

[bit19:18] TIOA10E: TIOA10 Output Select bits

Selects output for TIOA10.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.10 TIOA. [Initial value]
\A/siting	01	Uses TIOA10_0 at the output pin of BT ch.10 TIOA.
Writing	10	Uses TIOA10_1 at the output pin of BT ch.10 TIOA.
	11	Uses TIOA10_2 at the output pin of BT ch.10 TIOA.

[bit17:14] Reserved: Reserved bits

0b0000 is read out from these bits.

When writing these bits, set them to 0b0000.

[bit13:12] TIOB9S: TIOB9 Input Select bits

Selects input for TIOB9.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB9_0 at the input pin of BT ch.9 TIOB. [Initial value]
Writing	01	Same as Writing 00.
vviiling	10	Uses TIOB9_1 at the input pin of BT ch.9 TIOB.
	11	Uses TIOB9_2 at the input pin of BT ch.9 TIOB.



[bit11:10] TIOA9E: TIOA9 Output Select bits

Selects output for TIOA9.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.9 TIOA. [Initial value]
Mriting	01	Uses TIOA9_0 at the output pin of BT ch.9 TIOA.
Writing	10	Uses TIOA9_1 at the output pin of BT ch.9 TIOA.
	11	Uses TIOA9_2 at the output pin of BT ch.9 TIOA.

[bit9:8] TIOA9S: TIOA9 Input Select bits

Selects input for TIOA9.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOA9_0 at the input pin of BT ch.9 TIOA. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOA9_1 at the input pin of BT ch.9 TIOA.
	11	Uses TIOA9_2 at the input pin of BT ch.9 TIOA.

[bit7:6] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit5:4] TIOB8S: TIOB8 Input Select bits

Selects input for TIOB8.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB8_0 at the input pin of BT ch.8 TIOB. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOB8_1 at the input pin of BT ch.8 TIOB.
	11	Uses TIOB8_2 at the input pin of BT ch.8 TIOB.

[bit3:2] TIOA8E: TIOA8 Output Select bits

Selects output for TIOA8.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.8 TIOA. [Initial value]
\\/ritin a	01	Uses TIOA8_0 at the output pin of BT ch.8 TIOA.
Writing	10	Uses TIOA8_1 at the output pin of BT ch.8 TIOA.
	11	Uses TIOA8_2 at the output pin of BT ch.8 TIOA.

[bit1:0] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.



Notes:

TIOA

Even channels are for output only.

Odd channels are for both input and output.

TIOB

Input only.

 TIOA9, TIOA11, TIOA13, TIOA15 (odd number of "A") are not bidirectional pins so that choose either input pin or output pin for them.

When output is chosen for odd TIOA channel, input setting will be ignored.

- Example 1: Use TIOA11 as an output pin:

When TIOA11 is output to TIOA11_0, select EPFR12:TIOA11E = 01.

When TIOA11 is output to TIOA11_1, select EPFR12:TIOA11E = 10.

When TIOA11 is output to TIOA11 2, select EPFR12:TIOA11E = 11.

Settings for EPFR12:TIOA11S will be ignored.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

- Example 2: When TIOA11 is used as an input pin:

Select EPFR12:TIOA11E = 00.

When TIOA11 is input from TIOA11_0, select EPFR12:TIOA11S = 00 or 01.

When TIOA11 is input from TIOA11_1, select EPFR12:TIOA11S = 10.

When TIOA11 is input from TIOA11_2, select EPFR12:TIOA11S = 11.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

- * When a pin is set to input, the output of the pin which is also used by selected pins (GPIO, other peripheral function pins) can be input to the base timer as Feedback with a setting not described above.
- This register is not initialized by deep standby transition reset.



4.21 Extended Pin Function Setting Register 13 (EPFR13)

The EPFR13 register assigns functions to pins of ch.12, ch.13, ch.14, and ch.15 of the base timer.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	Rese	rved	TIOB15S TIOA15E TIOA1		\15S			
Attribute	-		R/W		R/W		R/W	
Initial value	-		0	00	0	0	0	0
bit	23	22	21	20	19	18	17	16
Field	Rese	rved	TIOE	B14S	TIOA	\14E	Rese	erved
Attribute	-		R	W	R/W		-	
Initial value	-		0	00 00		0	-	
bit	15	14	13	12	11	10	9	8
Field	Rese	rved	TIOE	B13S	TIOA	\13E	TIOA	A13S
Attribute	-		R	W	R/	W	R/	W
Initial value	-		0	00	00		00	
bit	7	6	5	4	3	2	1	0
Field	Reserved		TIOE	B12S	TIOA	\12E	Rese	erved
Attribute	-		R	W	R/	W		-
Initial value	-	- 00 00 -		-				

Register Function

[bit31:30] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit29:28] TIOB15S: TIOB15 Input Select bits

Selects input for TIOB15.

bit29:28		Description
Reading		Reads out the register value.
	00	Uses TIOB15_0 at the input pin of BT ch.15 TIOB. [Initial value]
Writing	01	Same as Writing 00.
vviiling	10	Uses TIOB15_1 at the input pin of BT ch.15 TIOB.
	11	Uses TIOB15_2 at the input pin of BT ch.15 TIOB.

[bit27:26] TIOA15E: TIOA15 Output Select bits

Selects output for TIOA15.

bit27:26		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.15 TIOA. [Initial value]
\\/riting	01	Uses TIOA15_0 at the output pin of BT ch.15 TIOA.
Writing	10	Uses TIOA15_1 at the output pin of BT ch.15 TIOA.
	11	Uses TIOA15_2 at the output pin of BT ch.15 TIOA.



[bit25:24] TIOA15S: TIOA15 Input Select bits

Selects input for TIOA15.

bit25:24		Description
Reading		Reads out the register value.
	00	Uses TIOA15_0 at the input pin of BT ch.15 TIOA. [Initial value]
Mriting	01	Same as Writing 00.
Writing	10	Uses TIOA15_1 at the input pin of BT ch.15 TIOA.
	11	Uses TIOA15_2 at the input pin of BT ch.15 TIOA.

[bit23:22] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit21:20] TIOB14S: TIOB14 Input Select bits

Selects input for TIOB14.

bit21:20		Description
Reading		Reads out the register value.
	00	Uses TIOB14_0 at the input pin of BT ch.14 TIOB. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOB14_1 at the input pin of BT ch.14 TIOB.
	11	Uses TIOB14_2 at the input pin of BT ch.14 TIOB.

[bit19:18] TIOA14E: TIOA14 Output Select bits

Selects output for TIOA14.

bit19:18		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.14 TIOA. [Initial value]
Writing	01	Uses TIOA14_0 at the output pin of BT ch.14 TIOA.
vvriurig	10	Uses TIOA14_1 at the output pin of BT ch.14 TIOA.
	11	Uses TIOA14_2 at the output pin of BT ch.14 TIOA.

[bit17:14] Reserved: Reserved bits

0b0000 is read out from these bits.

When writing these bits, set them to 0b0000.

[bit13:12] TIOB13S: TIOB13 Input Select bits

Selects input for TIOB13.

bit13:12		Description
Reading		Reads out the register value.
	00	Uses TIOB13_0 at the input pin of BT ch.13 TIOB. [Initial value]
Writing	01	Same as Writing 00.
vviitiig	10	Uses TIOB13_1 at the input pin of BT ch.13 TIOB.
	11	Uses TIOB13_2 at the input pin of BT ch.13 TIOB.



[bit11:10] TIOA13E: TIOA13 Output Select bits

Selects output for TIOA13.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.13 TIOA. [Initial value]
Mriting	01	Uses TIOA13_0 at the output pin of BT ch.13 TIOA.
Writing	10	Uses TIOA13_1 at the output pin of BT ch.13 TIOA.
	11	Uses TIOA13_2 at the output pin of BT ch.13 TIOA.

[bit9:8] TIOA13S: TIOA13 Input Select bits

Selects input for TIOA13.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOA13_0 at the input pin of BT ch.13 TIOA. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses TIOA13_1 at the input pin of BT ch.13 TIOA.
	11	Uses TIOA13_2 at the input pin of BT ch.13 TIOA.

[bit7:6] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit5:4] TIOB12S: TIOB12 Input Select bits

Selects input for TIOB12.

bit		Description
Reading		Reads out the register value.
	00	Uses TIOB12_0 at the input pin of BT ch.12 TIOB. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses TIOB12_1 at the input pin of BT ch.12 TIOB.
	11	Uses TIOB12_2 at the input pin of BT ch.12 TIOB.

[bit3:2] TIOA12E: TIOA12 Output Select bits

Selects output for TIOA12.

bit		Description
Reading		Reads out the register value.
	00	Does not produce the output of the BT ch.12 TIOA. [Initial value]
\A/ritin a	01	Uses TIOA12_0 at the output pin of BT ch.12 TIOA.
Writing	10	Uses TIOA12_1 at the output pin of BT ch.12 TIOA.
	11	Uses TIOA12_2 at the output pin of BT ch.12 TIOA.

[bit1:0] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.



Notes:

TIOA

Even channels are for output only.

Odd channels are for both input and output.

TIOB

Input only.

 TIOA9, TIOA11, TIOA13, TIOA15 (odd number of "A") are not bidirectional pins so that choose either input pin or output pin for them.

When output is chosen for odd TIOA channel, input setting will be ignored.

- Example1: Use TIOA11 as an output pin:

When TIOA11 is output to TIOA11_0, select EPFR12:TIOA11E = 01.

When TIOA11 is output to TIOA11_1, select EPFR12:TIOA11E = 10.

When TIOA11 is output to TIOA11 2, select EPFR12:TIOA11E = 11.

Settings for EPFR12:TIOA11S will be ignored.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

- Example 2: When TIOA11 is used as an input pin:

Select EPFR12:TIOA11E = 00.

When TIOA11 is input from TIOA11_0, select EPFR12:TIOA11S = 00 or 01.

When TIOA11 is input from TIOA11_1, select EPFR12:TIOA11S = 10.

When TIOA11 is input from TIOA11_2, select EPFR12:TIOA11S = 11.

Select ADE=0, PFR=1 for selected pins (DDR will be ignored).

All the output of other peripheral function pins which are also used by selected pins must be OFF.

- * When a pin is set to input, the output of the pin which is also used by selected pins (GPIO, other peripheral function pins) can be input to the base timer as Feedback with a setting not described above.
- This register is not initialized by deep standby transition reset.



4.22 Extended Pin Function Setting Register 14 (EPFR14)

EPFR14 register sets the function assignment to QPRC/Ethernet-MAC pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	Rese	erved	E_SPLC		E_PSE	E_CKE	E_MD1B	E_MD0B
Attribute	-	=	R/W		R/W	R/W	R/W	R/W
Initial value	•	-	0	0	0	0	0	0
bit	23	22	21	20	19	18	17	16
Field	E_MC1B	E_MC0E	E_TE1E	E_TE0E	E_TD1E	E_TD0E	Rese	erved
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	•	-
Initial value	0	0	0	0	0	0	-	
bit	15	14	13	12	11	10	9	8
Field				Rese	erved			
Attribute				-	•			
Initial value				-				
bit	7	6	5	4	3	2	1	0
Field	Reserved		QZIN2S		QBIN2S		QAIN2S	
Attribute		-	R/W		R/W		R/W	
Initial value	- 00		0	00		00		

Register Function

[bit31:30] Reserved: Reserved bits

0b00 is read out from these bits.

When writing these bits, set them to 0b00.

[bit29:28] E_SPLC: Input cutoff Select bit in Standby of input Pin for Ethernet-MAC

It selects input interrupt in standby of the Ethernet-MAC input pin.

bit		Description
Reading		Reads out the register value.
	00	All input pins are cut off in standby. [Initial value]
\\/riting	01	Input pins used by MII ch.0 are not cut off in standby.
Writing	10	Input pins used by RMII ch.0 are not cut off in standby.
	11	Input pins used by RMII ch.1 are not cut off in standby.

[bit27] E_PSE: PPS0_PPS1 Output Select bit for Ethernet-MAC

Selects output for PPS0 PPS1.

bit		Description
Reading		Reads out the register value.
Writing	0	E_PPS0_PPS1 is not output. [Initial value]
vviitiig	1	E_PPS0_PPS1 is output. [Initial value]



[bit26] E_CKE: E_COUT Output Select bit

Selects output for E_COUT.

bit		Description
Reading		Reads out the register value.
Writing	0	E_COUT is not output. [Initial value]
vviillig	1	E_COUT is output.

[bit25] E_MD1B :E_MDO1 I/O Select bit

Selects I/O for E_MDO1.

bit		Description
Reading		Reads out the register value.
147.11	0	E_MDO1 is not output. [Initial value] Input of E_MDI1 is connected to the pin.
Writing	1	E_MDO1 is output. Input of E_MDI1 is connected to the pin.

[bit24] E_MD0B :E_MD00 I/O Select bit

Selects I/O for E_MDC0.

bit		Description
Reading		Reads out the register value.
Mriting	0	E_MDC0 is not output. [Initial value] Input of E_MDI0 is connected to the pin.
Writing	1	E_MDC0 is output. Input of E_MDI0 is connected to the pin.

[bit23] E_MC1B :E_MDC1 I/O Select bit

Selects I/O for E MDC1.

bit		Description
Reading		Reads out the register value.
	0	E_MDC1 is not output. [Initial value]
\A/mitim m		Input of E_TCK0 is connected to the pin.
Writing	1	E_MDC1 is output.
		Input of E_TCK0 is connected to the pin.

[bit22] E_MC0E :E_MDC0 Output Select bit

Selects output for E MDC0.

Colocio carpi	olode output for L_IND oo.					
bit		Description				
Reading		Reads out the register value.				
Mriting	0	E_MDC0 is not output. [Initial value]				
Writing	1	E_MDC0 is output.				

[bit21] E_TE1E: E_TXER0_TXEN1 Output Select bit

Selects output for E TXER0 TXEN1.

bit		Description
Reading		Reads out the register value.
) A / -: t-i	0	E_TXER0_TXEN1 is not output. [Initial value]
Writing	1	E_TXER0_TXEN1 is output.



[bit20] E_TE0E: E_TXEN0 Output Select bit

Selects output for E_TXEN0.

	bit		Description
F	Reading		Reads out the register value.
\A/ri	itina	0	E_TXEN0 is not output. [Initial value]
VVII	Writing		E_TXEN0 is output.

[bit19] E_TD1E: E_TX02_TX10, E_TX03_TX11 Output Select bit

Selects output for E_TX02_TX10, E_TX03_TX11.

bit		Description
Reading		Reads out the register value.
	0	E_TX02_TX10 is not output. [Initial value]
Writing		E_TX03_TX11 is not output.
vviiuiig	1	E_TX02_TX10 is output. [Initial value]
		E_TX03_TX11 is output.

[bit18] E_TD0E: E_TX00, E_TX01 Output Select bit

Selects output for E_TX00, E_TX01.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	E_TX00, E_TX01 is not output. [Initial value]
Writing	1	E_TX00, E_TX00 is output.

[bit17:6] Reserved: Reserved bits

0x000 is read out from these bits.

When writing these bits, set them to 0x000.

[bit5:4] QZIN2S: QDU-ch.2 ZIN Input Pin bits

Selects input for QDU-ch.2 as ZIN.

bit		Description
Reading		Reads out the register value.
	00	ZIN2_0 is used as ZIN, the input pin of QDU ch.2. [Initial value]
\A/ritin a	01	ZIN2_0 is used as ZIN, the input pin of QDU ch.2.
Writing	10	ZIN2_1 is used as ZIN, the input pin of QDU ch.2.
	11	ZIN2_2 is used as ZIN, the input pin of QDU ch.2.

[bit3:2] QBIN2S: QDU-ch.2 BIN Input Pin bits

Selects input for QDU-ch.2 as BIN.

bit		Description
Reading		Reads out the register value.
	00	BIN2_0 is used as BIN, the input pin of QDU ch.2. [Initial value]
Writing	01	BIN2_0 is used as BIN, the input pin of QDU ch.2.
vvnung	10	BIN2_1 is used as BIN, the input pin of QDU ch.2.
	11	BIN2_2 is used as BIN, the input pin of QDU ch.2.

[bit1:0] QAIN2S: QDU-ch.2 AIN Input Pin bits



Selects input for QDU-ch.2 as AIN.

bit		Description
Reading		Reads out the register value.
	00	AIN2_0 is used as AIN, the input pin of QDU ch.2. [Initial value]
\A/ritin a	01	AIN2_0 is used as AIN, the input pin of QDU ch.2.
Writing	10	AIN2_1 is used as AIN, the input pin of QDU ch.2.
	11	AIN2_2 is used as AIN, the input pin of QDU ch.2.

Note:

- This register is not initialized by deep standby transition reset.



4.23 Extended Pin Function Setting Register 15 (EPFR15)

EPFR15 register sets the function assignment to external interrupt pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	EINT	31S	EINT30S		EINT29S		EINT28S	
Attribute	R/\	N	R/W		R/W		R/W	
Initial value	00)	00		0	0	00	
bit	23	22	21	20	19	18	17	16
Field	EINT	27S	EINT	T26S	EINT	EINT25S		Γ24S
Attribute	R/\	N	R/W		R/W		R/W	
Initial value	00)	00		00		00	
bit	15	14	13	12	11	10	9	8
Field	EINT23S		EINT22S		EINT	EINT21S		Γ20S
Attribute	R/W		R/W		R/	R/W		W
Initial value	00		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	EINT19S		EINT18S		EINT17S		EINT16S	
Attribute	R/W		R/W		R/	W	R/W	
Initial value	00		00 00		00		00	

Register Function

[bit31:30] EINT31S: External Interrupt Input Select bits

Selects input for EINT31.

bit		Description
Reading		Reads out the register value.
	00	Uses INT31_0 at the input pin of EINT ch.31. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses INT31_1 at the input pin of EINT ch.31.
	11	Uses INT31_2 at the input pin of EINT ch.31.

[bit29:28] EINT30S: External Interrupt Input Select bits

Selects input for EINT30.

bit		Description
Reading		Reads out the register value.
	00	Uses INT30_0 at the input pin of EINT ch.30. [Initial value]
Mriting	01	Same as Writing 00.
Writing	10	Uses INT30_1 at the input pin of EINT ch.30.
	11	Uses INT30_2 at the input pin of EINT ch.30.



[bit27:26] EINT29S: External Interrupt Input Select bits

Selects input for EINT29.

bit		Description
Reading		Reads out the register value.
	00	Uses INT29_0 at the input pin of EINT ch.29. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses INT29_1 at the input pin of EINT ch.29.
	11	Uses INT29_2 at the input pin of EINT ch.29.

[bit25:24] EINT28S: External Interrupt Input Select bits

Selects input for EINT28.

bit		Description
Reading		Reads out the register value.
	00	Uses INT28_0 at the input pin of EINT ch.28. [Initial value]
\A/sitin a	01	Same as Writing 00.
Writing	10	Uses INT28_1 at the input pin of EINT ch.28.
	11	Uses INT28_2 at the input pin of EINT ch.28.

[bit23:22] EINT27S: External Interrupt Input Select bits

Selects input for EINT27.

bit		Description
Reading		Reads out the register value.
	00	Uses INT27_0 at the input pin of EINT ch.27. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses INT27_1 at the input pin of EINT ch.27.
	11	Uses INT27_2 at the input pin of EINT ch.27.

[bit21:20] EINT26S: External Interrupt Input Select bits

Selects input for EINT26.

bit		Description
Reading		Reads out the register value.
	00	Uses INT26_0 at the input pin of EINT ch.26. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses INT26_1 at the input pin of EINT ch.26.
	11	Uses INT26_2 at the input pin of EINT ch.26.

[bit19:18] EINT25S: External Interrupt Input Select bits

Selects input for EINT25.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses INT25_0 at the input pin of EINT ch.25. [Initial value]
	01	Same as Writing 00.
	10	Uses INT25_1 at the input pin of EINT ch.25.
	11	Uses INT25_2 at the input pin of EINT ch.25.



[bit17:16] EINT24S: External Interrupt Input Select bits

Selects input for EINT24.

bit		Description
Reading		Reads out the register value.
	00	Uses INT24_0 at the input pin of EINT ch.24. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses INT24_1 at the input pin of EINT ch.24.
	11	Uses INT24_2 at the input pin of EINT ch.24.

[bit15:14] EINT23S: External Interrupt Input Select bits

Selects input for EINT23.

bit		Description
Reading		Reads out the register value.
	00	Uses INT23_0 at the input pin of EINT ch.23. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses INT23_1 at the input pin of EINT ch.23.
	11	Uses INT23_2 at the input pin of EINT ch.23.

[bit13:12] EINT22S: External Interrupt Input Select bits

Selects input for EINT22.

bit		Description
Reading		Reads out the register value.
	00	Uses INT22_0 at the input pin of EINT ch.22. [Initial value]
Writing	01	Same as Writing 00.
vvriurig	10	Uses INT22_1 at the input pin of EINT ch.22.
	11	Uses INT22_2 at the input pin of EINT ch.22.

[bit11:10] EINT21S: External Interrupt Input Select bits

Selects input for EINT21.

bit		Description
Reading		Reads out the register value.
	00	Uses INT21_0 at the input pin of EINT ch.21. [Initial value]
\A/mitim m	01	Same as Writing 00.
Writing	10	Uses INT21_1 at the input pin of EINT ch.21.
	11	Uses INT21_2 at the input pin of EINT ch.21.

[bit9:8] EINT20S: External Interrupt Input Select bits

Selects input for EINT20.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses INT20_0 at the input pin of EINT ch.20. [Initial value]
	01	Same as Writing 00.
	10	Uses INT20_1 at the input pin of EINT ch.20.
	11	Uses INT20_2 at the input pin of EINT ch.20.



[bit7:6] EINT19S: External Interrupt Input Select bits

Selects input for EINT19.

bit		Description
Reading		Reads out the register value.
	00	Uses INT19_0 at the input pin of EINT ch.19. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses INT19_1 at the input pin of EINT ch.19.
	11	Uses INT19_2 at the input pin of EINT ch.19.

[bit5:4] EINT18S: External Interrupt Input Select bits

Selects input for EINT18.

bit		Description
Reading		Reads out the register value.
	00	Uses INT18_0 at the input pin of EINT ch.18. [Initial value]
Writing	01	Same as Writing 00.
vviiling	10	Uses INT18_1 at the input pin of EINT ch.18.
	11	Uses INT18_2 at the input pin of EINT ch.18.

[bit3:2] EINT17S: External Interrupt Input Select bits

Selects input for EINT17.

bit		Description
Reading		Reads out the register value.
	00	Uses INT17_0 at the input pin of EINT ch.17. [Initial value]
\\/riting	01	Same as Writing 00.
Writing	10	Uses INT17_1 at the input pin of EINT ch.17.
	11	Uses INT17_2 at the input pin of EINT ch.17.

[bit1:0] EINT16S: External Interrupt Input Select bits

Selects input for EINT16.

bit		Description
Reading		Reads out the register value.
	00	Uses INT16_0 at the input pin of EINT ch.16. [Initial value]
\A/ritin a	01	Same as Writing 00.
Writing	10	Uses INT16_1 at the input pin of EINT ch.16.
	11	Uses INT16_2 at the input pin of EINT ch.16.

Note:

This register is not initialized by deep standby transition reset.



4.24 Extended Pin Function Setting Register 16 (EPFR16)

The EPFR16 register assigns functions of multi-function serial channel 6, channel 7, channel 8, channel 9, channel 10, and channel 11.

Register Configuration

bit	31	30	29	28	27	26	25	24	
Field	Rese	rved	SFMPBC	SFMPAC	SCK11B		SOT11B		
Attribute	-		R/W	R/W	R/W		R/	W	
Initial value	-		0	0	0	0	0	0	
bit	23	22	21	20	19	18	17	16	
Field	SIN	I1S	SCK	(10B	SOT10B		SIN	10S	
Attribute	R/\	N	R/W		R/W		R/W		
Initial value	00		00		00		00		
bit	15	14	13	12	11	10	9	8	
Field	SCK	.9B	SOT9B		SIN9S		SCŁ	(8B	
Attribute	R/W		R/W		R/W		R/W		
Initial value	00		00		00		00		
bit	7	6	5	4	3	2	1	0	
Field	SOT8B		SIN8S		SCS7B		SCS6B		
Attribute	R/W		R/W		R/W		R/W		
Initial value	00			00		00		00	

Register Function

[bit31:30] Reserved: Reserved bits

0b00 is read from these bits.

When writing these bits, set them to 0b00.

[bit29] SFMPBC : MFS ch.B I2C FastMode+ Select bit

Selects MFS ch.B I2C FastMode+.

bit		Description
Reading		Reads out the register value.
Writing	0	MFS ch.B-I2C Input/Output pin does not supports I2C FastMode+.[Initial value]
vviiting	1	MFS ch.B-I2C Input/Output pin supports I2C FastMode+.

[bit28] SFMPAC: MFS ch.A I2C FastMode+ Select bit

Selects MFS ch.A I2C FastMode+.

bit		Description
Reading		Reads out the register value.
\\/ritin a	0	MFS ch.A-I2C Input/Output pin does not supports I2C FastMode+.[Initial value]
Writing	1	MFS ch.A-I2C Input/Output pin supports I2C FastMode+.



[bit27:26] SCK11B: SCK11 Input/Output Select bits

Selects input/output for SCK11.

bit		Description
Readin	g	Reads out the register value.
	00	Uses SCK11_0 at the input pin of MFS ch.11 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK11_0 at the input pin of MFS ch.11 SCK.
Writing		Uses SCK11_0 at the output pin.
vviiting	10	Uses SCK11_1 at the input pin of MFS ch.11 SCK.
		Uses SCK11_1 at the output pin.
	11	Uses SCK11_2 at the input pin of MFS ch.11 SCK.
	11	Uses SCK11_2 at the output pin.

[bit25:24] SOT11B: SOT11 Input/Output Select bits

Selects input/output for SOT11.

bit		Description
Reading		Reads out the register value.
	00	Uses SOT11_0 at the input pin of MFS ch.11 SOT.
	0	Does not produce output. [Initial value]
	01	Uses SOT11_0 at the input pin of MFS ch.11 SOT.
Writing		Uses SOT11_0 at the output pin.
vviiting	10	Uses SOT11_1 at the input pin of MFS ch.11 SOT.
		Uses SOT11_1 at the output pin.
	11	Uses SOT11_2 at the input pin of MFS ch.11 SOT.
	11	Uses SOT11_2 at the output pin.

[bit23:22] SIN11S: SIN11 Input Select bits

Selects input for SIN11.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN11_0 at the input pin of MFS ch.11 SIN. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses SIN11_1 at the input pin of MFS ch.11 SIN.
	11	Uses SIN11_2 at the input pin of MFS ch.11 SIN.

[bit21:20] SCK10B: SCK10 Input/Output Select bits

Selects input/output for SCK10.

bit21:20		Description
Reading		Reads out the register value.
	00	Uses SCK10_0 at the input pin of MFS ch.10 SCK.
	0	Does not produce output. [Initial value]
	01	Uses SCK10_0 at the input pin of MFS ch.10 SCK.
Writing		Uses SCK10_0 at the output pin.
vviiuiig	10	Uses SCK10_1 at the input pin of MFS ch.10 SCK.
		Uses SCK10_1 at the output pin.
	11	Uses SCK10_2 at the input pin of MFS ch.10 SCK.
	11	Uses SCK10_2 at the output pin.



[bit19:18] SOT10B: SOT10 Input/Output Select bits

Selects input/output for SOT10.

bit		Description
Readir	ng	Reads out the register value.
	00	Uses SOT10_0 at the input pin of MFS ch.10 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT10_0 at the input pin of MFS ch.10 SOT.
\A/ritin a		Uses SOT10_0 at the output pin.
Writing	10	Uses SOT10_1 at the input pin of MFS ch.10 SOT.
		Uses SOT10_1 at the output pin.
	44	Uses SOT10_2 at the input pin of MFS ch.10 SOT.
	11	Uses SOT10_2 at the output pin.

[bit17:16] SIN10S: SIN10 Input Select bits

Selects input for SIN10.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses SIN10_0 at the input pin of MFS ch.10 SIN. [Initial value]
	01	Same as Writing 00.
	10	Uses SIN10_1 at the input pin of MFS ch.10 SIN.
	11	Uses SIN10_2 at the input pin of MFS ch.10 SIN.

[bit15:14] SCK9B: SCK9 Input/Output Select bits

Selects input/output for SCK9.

bit		Description
Readin	g	Reads out the register value.
	00	Uses SCK9_0 at the input pin of MFS ch.9 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK9_0 at the input pin of MFS ch.9 SCK.
Writing		Uses SCK9_0 at the output pin.
vviiling	10	Uses SCK9_1 at the input pin of MFS ch.9 SCK.
		Uses SCK9_1 at the output pin.
		Uses SCK9_2 at the input pin of MFS ch.9 SCK.
		Uses SCK9_2 at the output pin.

[bit13:12] SOT9B: SOT9 Input/Output Select bits

Selects input/output for SOT9.

bit		Description
Readin	ıg	Reads out the register value.
	00	Uses SOT9_0 at the input pin of MFS ch.9 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT9_0 at the input pin of MFS ch.9 SOT.
) A / witi on ou		Uses SOT9_0 at the output pin.
Writing	10	Uses SOT9_1 at the input pin of MFS ch.9 SOT.
		Uses SOT9_1 at the output pin.
	11	Uses SOT9_2 at the input pin of MFS ch.9 SOT.
		Uses SOT9_2 at the output pin.



[bit11:10] SIN9S: SIN9 Input Select bits

Selects input for SIN9.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN9_0 at the input pin of MFS ch.9 SIN. [Initial value]
Miting	01	Same as Writing 00.
Writing	10	Uses SIN9_1 at the input pin of MFS ch.9 SIN.
	11	Uses SIN9_2 at the input pin of MFS ch.9 SIN.

[bit9:8] SCK8B: SCK8 Input/Output Select bits

Selects input/output for SCK8.

bit		Description
Readin	ıg	Reads out the register value.
	00	Uses SCK8_0 at the input pin of MFS ch.8 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK8_0 at the input pin of MFS ch.8 SCK.
\\/ritin a		Uses SCK8_0 at the output pin.
Writing	10	Uses SCK8_1 at the input pin of MFS ch.8 SCK.
		Uses SCK8_1 at the output pin.
		Uses SCK8_2 at the input pin of MFS ch.8 SCK.
		Uses SCK8_2 at the output pin.

[bit7:6] SOT8B: SOT8 Input/Output Select bits

Selects input/output for SOT8.

bit		Description
Readin	g	Reads out the register value.
	00	Uses SOT8_0 at the input pin of MFS ch.8 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT8_0 at the input pin of MFS ch.8 SOT.
Writing		Uses SOT8_0 at the output pin.
vviitiiig	10	Uses SOT8_1 at the input pin of MFS ch.8 SOT.
		Uses SOT8_1 at the output pin.
		Uses SOT8_2 at the input pin of MFS ch.8 SOT.
		Uses SOT8_2 at the output pin.

[bit5:4] SIN8S: SIN8 Input Select bits

Selects input for SIN4.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses SIN8_0 at the input pin of MFS ch.8 SIN. [Initial value]
	01	Same as Writing 00.
	10	Uses SIN8_1 at the input pin of MFS ch.8 SIN.
	11	Uses SIN8_2 at the input pin of MFS ch.8 SIN.



[bit3:2] SCS7B : SCS7 Input/Output Select bits

Selects input/output for SCS7.

The setting method of this bit is different from product TYPE.

■ TYPE1-M4 and TYPE2-M4 products.

bit		Description
Reading		Reads out the register value.
	00	Uses SCS7_0 at the input pin of MFS ch.7 SCS.
		Does not produce output. [Initial value]
	01	Uses SCS7_0 at the input pin of MFS ch.7 SCK.
\\/riting		Uses SCS7_0 at the output pin.
Writing	10	Uses SCS7_1 at the input pin of MFS ch.7 SCK.
		Uses SCS7_1 at the output pin.
	11	Uses SCS7_2 at the input pin of MFS ch.7 SCK.
		Uses SCS7_2 at the output pin.

■ TYPE3-M4, TYPE4-M4, TYPE5-M4 products.

bit		Description
Reading		Reads out the register value.
	00	Uses SCS70_0 at the input pin of MFS ch.7 SCS.
		Does not produce output. [Initial value]
	01	Uses SCS70_0 at the input pin of MFS ch.7 SCK.
Writing		Uses SCS7_0 at the output pin.
vviiling	10	Uses SCS70_1 at the input pin of MFS ch.7 SCK.
		Uses SCS70_1 at the output pin.
	11	Uses SCS70_2 at the input pin of MFS ch.7 SCK.
		Uses SCS70_2 at the output pin.

Set these bits as "00" and EPFR23 if the pins of SCS71_x – SCS73_x are used.

[bit1:0] SCS6B: SCS6 Select bits

Selects input/output for SCS6.

The setting method of this bit is different from product TYPE.

■ TYPE1-M4, TYPE2-M4, TYPE6-M4 products.

bit		Description
Reading		Reads out the register value.
	00	Uses SCS6_0 at the input pin of MFS ch.6 SCS.
		Does not produce output. [Initial value]
	01	Uses SCS6_0 at the input pin of MFS ch.6 SCS
Writing		Uses SCS6_0 at the output pin.
vviiding	10	Uses SCS6_1 at the input pin of MFS ch.6 SCS.
		Uses SCS6_1 at the output pin.
	11	Uses SCS6_2 at the input pin of MFS ch.6 SCS.
		Uses SCS6_2 at the output pin.



■ TYPE3-M4, TYPE4-M4, TYPE5-M4 products.

bit		Description
Reading		Reads out the register value.
	00	Uses SCS60_0 at the input pin of MFS ch.6 SCS.
		Does not produce output. [Initial value]
	01	Uses SCS60_0 at the input pin of MFS ch.6 SCS
Writing		Uses SCS60_0 at the output pin.
Writing	10	Uses SCS60_1 at the input pin of MFS ch.6 SCS.
		Uses SCS60_1 at the output pin.
	11	Uses SCS60_2 at the input pin of MFS ch.6 SCS.
		Uses SCS60_2 at the output pin.

Set these bits as 00 and EPFR23 if the pins of SCS61_x - SCS63_x are used.

Notes:

- For the assignment of the corresponding MFS ch.A and MFS ch.B to MFS channel supporting
 I2C FastMode+, see "Data Sheet" of the product used.
- For TYPE1-M4, TYPE2-M4, TYPE6-M4 products, set SCS6B and SCS7B bits to use SCS6_x and SCS7_x pins.
 - For TYPE3-M4, TYPE4-M4, TYPE5-M4 products, set SCS6B and SCS7B bits if just SCS60_x and SCS70_x pins are used.
 - Then, if SCS61_x to SCS63_x and SCS71_x to SCS73_x pins are used in TYPE3-M4 products, set SCS6B and SCS7B bits as "0" and set pin setting by SCS60B, SCS61E, SCS62E, SCS63E, SCS70B, SCS71E, SDC72E, SDS73E bits on EPFR23.
- This register is not initialized by deep standby transition reset.



4.25 Extended Pin Function Setting Register 17 (EPFR17)

The EPFR08 register assigns functions of multi-function serial channel 12, channel 13, channel 14, and channel 15.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field		Rese	erved		SCK15B		SOT15B	
Attribute			=		R/	W	R/	W
Initial value			-		0	0	0	0
bit	23	22	21	20	19	18	17	16
Field	SIN	15S	SCK	(14B	SOT14B		SIN14S	
Attribute	R/	W	R/W		R/W		R/W	
Initial value	00	0	00		00		00	
bit	15	14	13	12	11	10	9	8
Field	SCK	13B	SOT	Г13B	SIN	13S	SCK	(12B
Attribute	R/	W	R/W		R/W		R/W	
Initial value	00	0	00		00		00	
Bit	7	6	5	4	3	2	1	0
Field	SOT	12B	SIN	12S		Rese	erved	
Attribute	R/W		R/W				-	
Initial value	00	00 00		0			-	

Register Function

[bit31:28] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.

[bit27:26] SCK15B: SCK15 Input/Output Select bits

Selects input/output for SCK15.

bit		Description
Readin	g	Reads out the register value.
	00	Uses SCK15_0 at the input pin of MFS ch.15 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK15_0 at the input pin of MFS ch.15 SCK.
\A/sitin a		Uses SCK15_0 at the output pin.
Writing	10	Uses SCK15_1 at the input pin of MFS ch.15 SCK.
	10	Uses SCK15_1 at the output pin.
	11	Uses SCK15_2 at the input pin of MFS ch.15 SCK.
	11	Uses SCK15_2 at the output pin.



[bit25:24] SOT15B: SOT15 Input/Output Select bits

Selects input/output for SOT15.

bit		Description
Reading		Reads out the register value.
	00	Uses SOT15_0 at the input pin of MFS ch.15 SOT.
	0	Does not produce output. [Initial value]
	01	Uses SOT15_0 at the input pin of MFS ch.15 SOT.
Writing		Uses SOT15_0 at the output pin.
vviiting	10	Uses SOT15_1 at the input pin of MFS ch.15 SOT.
		Uses SOT15_1 at the output pin.
	11	Uses SOT15_2 at the input pin of MFS ch.15 SOT.
	11	Uses SOT15_2 at the output pin.

[bit23:22] SIN15S: SIN15 Input Select bits

Selects input for SIN15.

bit		Description
Reading		Reads out the register value.
	00	Uses SIN15_0 at the input pin of MFS ch.15 SIN. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses SIN15_1 at the input pin of MFS ch.15 SIN.
	11	Uses SIN15_2 at the input pin of MFS ch.15 SIN.

[bit21:20] SCK14B: SCK14 Input/Output Select bits

Selects input/output for SCK14.

bit		Description
Reading		Reads out the register value.
	00	Uses SCK14_0 at the input pin of MFS ch.14 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK14_0 at the input pin of MFS ch.14 SCK.
Writing		Uses SCK14_0 at the output pin.
vviitiiig	10	Uses SCK14_1 at the input pin of MFS ch.14 SCK.
	10	Uses SCK14_1 at the output pin.
	11	Uses SCK14_2 at the input pin of MFS ch.14 SCK.
		Uses SCK14_2 at the output pin.

[bit19:18] SOT14B: SOT14 Input/Output Select bits

Selects input/output for SOT14.

bit		Description
Reading		Reads out the register value.
	00	Uses SOT14_0 at the input pin of MFS ch.14 SOT.
	0	Does not produce output. [Initial value]
	01	Uses SOT14_0 at the input pin of MFS ch.14 SOT.
Writing		Uses SOT14_0 at the output pin.
vviiuiig	10	Uses SOT14_1 at the input pin of MFS ch.14 SOT.
		Uses SOT14_1 at the output pin.
	11	Uses SOT14_2 at the input pin of MFS ch.14 SOT.
		Uses SOT14_2 at the output pin.



[bit17:16] SIN14S: SIN14 Input Select bits

Selects input for SIN14.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses SIN14_0 at the input pin of MFS ch.14 SIN. [Initial value]
	01	Same as Writing 00.
	10	Uses SIN14_1 at the input pin of MFS ch.14 SIN.
	11	Uses SIN14_2 at the input pin of MFS ch.14 SIN.

[bit15:14] SCK13B: SCK13 Input/Output Select bits

Selects input/output for SCK13.

bit		Description
Readin	g	Reads out the register value.
	00	Uses SCK13_0 at the input pin of MFS ch.13 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK13_0 at the input pin of MFS ch.13 SCK.
\\/ritin a		Uses SCK13_0 at the output pin.
Writing	40	Uses SCK13_1 at the input pin of MFS ch.13 SCK.
	10	Uses SCK13_1 at the output pin.
	11	Uses SCK13_2 at the input pin of MFS ch.13 SCK.
	11	Uses SCK13_2 at the output pin.

[bit13:12] SOT13B: SOT13 Input/Output Select bits

Selects input/output for SOT13.

bit13:	12	Description
Readir	ng	Reads out the register value.
	00	Uses SOT13_0 at the input pin of MFS ch.13 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT13_0 at the input pin of MFS ch.13 SOT.
\\/riting		Uses SOT13_0 at the output pin.
Writing	10	Uses SOT13_1 at the input pin of MFS ch.13 SOT.
		Uses SOT13_1 at the output pin.
	11	Uses SOT13_2 at the input pin of MFS ch.13 SOT.
	11	Uses SOT13_2 at the output pin.

[bit11:10] SIN13S: SIN13 Input Select bits

Selects input for SIN13.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses SIN13_0 at the input pin of MFS ch.13 SIN. [Initial value]
	01	Same as Writing 00.
	10	Uses SIN13_1 at the input pin of MFS ch.13 SIN.
	11	Uses SIN13_2 at the input pin of MFS ch.13 SIN.



[bit9:8] SCK12B: SCK12 Input/Output Select bits

Selects input/output for SCK12.

bit		Description
Reading		Reads out the register value.
	00	Uses SCK12_0 at the input pin of MFS ch.12 SCK.
	00	Does not produce output. [Initial value]
	01	Uses SCK12_0 at the input pin of MFS ch.12 SCK.
Writing		Uses SCK12_0 at the output pin.
vviillig	10	Uses SCK12_1 at the input pin of MFS ch.12 SCK.
		Uses SCK12_1 at the output pin.
	11	Uses SCK12_2 at the input pin of MFS ch.12 SCK.
	''	Uses SCK12_2 at the output pin.

[bit7:6] SOT12B: SOT12 Input/Output Select bits

Selects input/output for SOT12.

bit		Description
Reading		Reads out the register value.
	00	Uses SOT12_0 at the input pin of MFS ch.12 SOT.
	00	Does not produce output. [Initial value]
	01	Uses SOT12_0 at the input pin of MFS ch.12 SOT.
Mriting		Uses SOT12_0 at the output pin.
Writing	10	Uses SOT12_1 at the input pin of MFS ch.12 SOT.
	10	Uses SOT12_1 at the output pin.
	44	Uses SOT12_2 at the input pin of MFS ch.12 SOT.
	11	Uses SOT12_2 at the output pin.

[bit5:4] SIN12S: SIN12 Input Select bits

Selects input for SIN12.

bit5:4		Description
Reading		Reads out the register value.
	00	Uses SIN12_0 at the input pin of MFS ch.12 SIN. [Initial value]
\\/ritin a	01	Same as Writing 00.
Writing	10	Uses SIN12_1 at the input pin of MFS ch.12 SIN.
		Uses SIN12_2 at the input pin of MFS ch.12 SIN.

[bit3:0] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.

Note:

- This register is not initialized by deep standby transition reset.



4.26 Extended Pin Function Setting Register 18 (EPFR18)

The EPFR18 register assigns functions of QPRC and SD Card IF and HDMI-CEC peripheral pins.

Register Configuration

bit	31	30	29	28	27	26	25	24		
Field	Rese	rved	SDWPS		SDCDS		SDDATA3B			
Attribute	-		R/W		R/W		R/W			
Initial value	-		0	0	0	0	0	0		
bit	23	22	21	20	19	18	17	16		
Field	SDDA	TA2B	SDDA	ATA1B	SDDA	TA0B	SDC	MDB		
Attribute	R/	N	R/	W	R/W		R/W			
Initial value	00)	00		00		00			
bit	15	14	13	12	11	10	9	8		
Field	SDC	LKE		Res	erved		QZI	N3S		
Attribute	R/	W			=		R/	W		
Initial value	00)			-		0	0		
bit	7	6	5	4	3	2	1	0		
Field	QBIN3S		QBIN3S QAIN3S		CECR1B		CECR0B			
Attribute	R/W		R/	W	R	W	R/	W		
Initial value	00		00		0	0	0	0	0	0

Register Function

[bit31:30] Reserved: Reserved bits

0x00 is read from these bits.

When writing these bits, set them to 0x00.

[bit29:28] SDWPS: S_WP input select bits

Selects input for S_WP.

bit		Description
Reading		Reads out the register value.
	00	Uses S_WP_0 at the input pin of SD CARD IF. [Initial value]
\\/riting	01	Uses S_WP_0 at the input pin of SD CARD IF. (Same as witting 00.)
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit27:26]SDCDS: S_CD input select bits

Selects input for S_CD.

bit		Description
Reading		Reads out the register value.
	00	Uses S_CD_0 at the input pin of SD CARD IF. [Initial value]
Writing	01	Uses S_CD_0 at the input pin of SD CARD IF. (Same as witting 00.)
	10	Setting is prohibited.
	11	Setting is prohibited.



[bit25:24] SDDATA3B: SDDATA3 input/output select bits

Selects input/output for S_DATA3.

bit		Description
Reading		Reads out the register value.
	00	Uses S_DATA3_0 at the input pin of SD CARD IF. [Initial value]
	00	Does not produce output.
Misting	01	Uses S_DATA3_0 at the input pin of SD CARD IF.
Writing		Uses S_DATA3_0 at the output pin.
	10	Setting is prohibited.
	11	Setting is prohibited.

[bit23:22] SDDATA2B: SDDATA2 input/output select bits

Selects input/output for S_DATA2.

bit		Description
Reading		Reads out the register value.
	00	Uses S_DATA2_0 at the input pin of SD CARD IF. [Initial value]
	00	Does not produce output.
\A/ritin a	01	Uses S_DATA2_0 at the input pin of SD CARD IF.
Writing		Uses S_DATA2_0 at the output pin.
	10	Setting is prohibited.
	11	Setting is prohibited.

[bit21:20] SDDATA1B: SDDATA1 input/output select bits

Selects input/output for S_DATA1.

bit		Description
Reading		Reads out the register value.
	00	Uses S_DATA1_0 at the input pin of SD CARD IF. [Initial value]
	00	Does not produce output.
\\/ritin a	01	Uses S_DATA1_0 at the input pin of SD CARD IF.
Writing		Uses S_DATA1_0 at the output pin.
	10	Setting is prohibited.
	11	Setting is prohibited.

[bit19:18] SDDATA0B: SDDATA0 input/output select bits

Selects input/output for S_DATA0.

bit		Description
Reading		Reads out the register value.
	00	Uses S_DATA0_0 at the input pin of SD CARD IF. [Initial value]
	00	Does not produce output.
) A (mitim or	01	Uses S_DATA0_0 at the input pin of SD CARD IF.
Writing	01	Uses S_DATA0_0 at the output pin.
	10	Setting is prohibited.
	11	Setting is prohibited.



[bit17:16] SDCMDB: S_CMD input/output select bits

Selects input/output for S_CMD.

bit		Description
Reading)	Reads out the register value.
	00	Uses S_CMD_0 at the input pin of SD CARD IF. [Initial value]
	00	Does not produce output.
\\/ritin a	01	Uses S_CMD_0 at the input pin of SD CARD IF.
Writing		Uses S_CMD_0 at the output pin.
	10	Setting is prohibited.
	11	Setting is prohibited.

[bit15:14] SDCLKE: S_CLK output select bits

Selects output for S_CLK.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output S_CLK_0 of SD CARD IF. [Initial value]
\\/ritin a	01	Uses S_CLK_0 at the output pin of SD CARD IF.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit13:10] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.

[bit9:8] QZIN3S: QDU-ch3 ZIN input select bits

Selects input for QDU-ch3 ZIN.

bit		Description
Reading		Reads out the register value.
	00	Uses ZIN3_0 at the input pin of ZIN of QDU-ch.3. [Initial value]
\\/ritin a	01	Uses ZIN3_0 at the input pin of ZIN of QDU-ch.3. (Same as writing 00.)
Writing	10	Uses ZIN3_1 at the input pin of ZIN of QDU-ch.3.
	11	Uses ZIN3_2 at the input pin of ZIN of QDU-ch.3.

[bit7:6] QBIN3S: QDU-ch3 BIN input select bits

Selects input for QDU-ch3 BIN.

bit		Description
Reading		Reads out the register value.
	00	Uses BIN3_0 at the input pin of BIN of QDU-ch.3. [Initial value]
\\/ritin a	01	Uses BIN3_0 at the input pin of BIN of QDU-ch.3. (Same as writing 00.)
Writing	10	Uses BIN3_1 at the input pin of BIN of QDU-ch.3.
	11	Uses BIN3_2 at the input pin of BIN of QDU-ch.3.



[bit5:4] QAIN3S: QDU-ch3 AIN input select bits

Selects input for QDU-ch3 AIN.

bit		Description
Reading		Reads out the register value.
Writing	00	Uses AIN3_0 at the input pin of AIN of QDU-ch.3. [Initial value]
	01	Uses AIN3_0 at the input pin of AIN of QDU-ch.3. (Same as writing 00.)
	10	Uses AIN3_1 at the input pin of AIN of QDU-ch.3.
	11	Uses AIN3_2 at the input pin of AIN of QDU-ch.3.

[bit3:2] CECR1B: CEC1 input/output select bits

Selects input/output for I/O pin CEC1 of HDMI-CEC/Remote Control Reception ch.1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HDMI-CEC/remote control reception ch.1. [Initial value]
\A/ritin a	01	Uses CEC1_0 at the input/output pin of HDMI-CEC/remote control reception ch.1.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit1:0] CECR0B: CEC0 input/output select bits

Selects input/output for I/O pin CEC0 of HDMI-CEC/Remote Control Reception ch.0.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce input/output of HDMI-CEC/remote control reception ch.0. [Initial value]
	01	Uses CEC0_0 at the input/output pin of HDMI-CEC/remote control reception ch.0.
	10	Setting is prohibited.
	11	Setting is prohibited.

Note:

This register is not initialized by deep standby transition reset.



4.27 Extended Pin Function Setting Register 19 (EPFR19)

The EPFR19 register is the reserved register.

Register	. Configur	ation						
bit	31	30	29	28	27	26	25	24
Field				Rese	erved			
Attribute					-			
Initial value								
bit	23	22	21	20	19	18	17	16
Field				Rese	erved			
Attribute					-			
Initial value								
bit	15	14	13	12	11	10	9	8
Field				Rese	erved			
Attribute					-			
Initial value								
bit	7	6	5	4	3	2	1	0
Field				Rese	erved			
Attribute					-			
Initial value								

Register Function

[bit31:0] Reserved: Reserved bits

0x00000000 is read from these bits.

When writing these bits, set them to 0x00000000.



4.28 Extended Pin Function Setting Register 20 (EPFR20)

The EPFR 20 register assigns functions of external bus peripheral pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field				Reserved				UED31B
Attribute				-				R/W
Initial value				-				0
bit	23	22	21	20	19	18	17	16
Field	UED30B	UED29B	UED28B	UED27B	UED26B	UED25B	UED24B	UED23B
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Field	UED22B	UED21B	UED20B	UED19B	UED18B	UED17B	UED16B	UEDTHHB
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	UEDQM3E	UEDQM2E	UECSXE	UEDWEXE	UECASE	UERASE	UESMCKE	UESMCE
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

Register Function

[bit31:25] Reserved: Reserved bits

0b00000000 is read from these bits.

When writing these bits, set them to 0b00000000.

[bit24] UED31B: UED31B input/output select bit

Selects input/output for external bus data 31.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output user external bus MADATA31. [initial value]
Writing		Connects the input of user external bus MADATA31 to the pin.
vviiting	1	Produces output of user external bus MADATA31.
	'	Connects the input of user external bus MADATA31 to the pin.

[bit23] UED30B: UED30B input/output select bit

Selects input/output for external bus data 31.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA30. [Initial value]
\A/sitin a	0	Connects the input of user external bus MADATA30 to the pin.
Writing	1	Produces output of user external bus MADATA30.
		Connects the input of user external bus MADATA30 to the pin.



[bit22] UED29B: UED29B input/output select bit

Selects input/output for external bus data 29.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA29 [Initial value]
\\/riting	0	Connects the input of user external bus MADATA29 to the pin.
Writing	1	Produces output of user external bus MADATA29.
		Connects the input of user external bus MADATA29 to the pin.

[bit21] UED28B: UED28B input/output select bit

Selects input/output for external bus data 28.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA28. [Initial value]
Mriting	0	Connects the input of user external bus MADATA28 to the pin.
Writing	1	Produces output of user external bus MADATA28.
		Connects the input of user external bus MADATA28 to the pin.

[bit20] UED27B: UED27B input/output select bit

Selects input/output for external bus data 27.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA27. [Initial value]
\\/riting	U	Connects the input of user external bus MADATA27 to the pin.
Writing	1	Produces output of user external bus MADATA27.
		Connects the input of user external bus MADATA27 to the pin.

[bit19] UED26B: UED26B input/output select bit

Selects input/output for external bus data 26.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA26. [Initial value]
) A / withing on	0	Connects the input of user external bus MADATA26 to the pin.
Writing	1	Produces output of user external bus MADATA26.
		Connects the input of user external bus MADATA26 to the pin.

[bit18] UED25B: UED25B input/output select bit

Selects input/output for external bus data 25.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA25. [Initial value]
Writing		Connects the input of user external bus MADATA25 to the pin.
vviiding	1	Produces output of user external bus MADATA25.
		Connects the input of user external bus MADATA25 to the pin.

[bit17] UED24B: UED24B input/output select bit



Selects input/output for external bus data 24.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA24. [Initial value]
\\/ritin a		Connects the input of user external bus MADATA24 to the pin.
Writing	1	Produces output of user external bus MADATA24.
		Connects the input of user external bus MADATA24 to the pin.

[bit16] UED23B: UED23B input/output select bit

Selects input/output for external bus data 23.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA23. [Initial value]
) A (withing or		Connects the input of user external bus MADATA23 to the pin.
Writing	1	Produces output of user external bus MADATA23.
		Connects the input of user external bus MADATA23 to the pin.

[bit15] UED22B: UED22B input/output select bit

Selects input/output for external bus data 22.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA22. [Initial value]
\\/ritin a		Connects the input of user external bus MADATA22 to the pin.
Writing	1	Produces output of user external bus MADATA22.
		Connects the input of user external bus MADATA22 to the pin.

[bit14] UED21B: UED21B input/output select bit

Selects input/output for external bus data 21.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA21. [Initial value]
\\/ritin a		Connects the input of user external bus MADATA21 to the pin.
Writing	1	Produces output of user external bus MADATA21.
		Connects the input of user external bus MADATA21 to the pin.

[bit13] UED20B: UED20B input/output select bit

Selects input/output for external bus data 20.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA20. [Initial value]
Misting		Connects the input of user external bus MADATA20 to the pin.
Writing	1	Produces output of user external bus MADATA20.
		Connects the input of user external bus MADATA20 to the pin.

[bit12] UED19B: UED19B input/output select bit

Selects input/output for external bus data 19.



bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA19. [Initial value]
\A/witim or		Connects the input of user external bus MADATA19 to the pin.
Writing	1	Produces output of user external bus MADATA19.
		Connects the input of user external bus MADATA19 to the pin.

[bit11] UED18B: UED18B input/output select bit

Selects input/output for external bus data 18.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA18. [Initial value]
Mritina		Connects the input of user external bus MADATA18 to the pin.
Writing	1	Produces output of user external bus MADATA18.
		Connects the input of user external bus MADATA18 to the pin.

[bit10] UED17B: UED17B input/output select bit

Selects input/output for external bus data 17.

bit		Description
Reading		Reads out the register value.
	0	Does not produce output of user external bus MADATA17. [Initial value]
Mriting		Connects the input of user external bus MADATA17 to the pin.
Writing	1	Produces output of user external bus MADATA17.
		Connects the input of user external bus MADATA17 to the pin.

[bit9] UED16B: UED16B input/output select bit

Selects input/output for external bus data 16.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output of user external bus MADATA16. [Initial value]
		Connects the input of user external bus MADATA16 to the pin.
	1	Produces output of user external bus MADATA16.
		Connects the input of user external bus MADATA16 to the pin.

[bit8] UEDTHHB: UEDTHHB input/output select bit

Selects input/output for external bus data31 to 16 collectively.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output of user external bus MADATA31 to MADATA16. [Initial value]
		Connects the input of user external bus MADATA31 to MADATA16 to the pin.
	1	Produces output of user external bus MADATA31 to MADATA16.
		Connects the input of user external bus MADATA31 to MADATA16 to the pin.



[bit7] UEDQM3E: UEDQM3E output select bit

Selects output for external bus MDQM3.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output of user external bus MDQM3. [Initial value]
	1	Produces output of user external bus MDQM3.

[bit6] UEDQM2E: UEDQM2E output select bit

Selects output for external bus MDQM2.

bit		Description
Reading		Reads out the register value.
Writing	0	Does not produce output of user external bus MDQM2. [Initial value]
	1	Produces output of user external bus MDQM2.

[bit5] UECSXE: UECSXE output select bit

Selects output for external bus SDRAM MCSX8.

bit		Description		
Reading		Reads out the register value.		
\A/sitin a	0	Does not produce output of user external bus MCSX8. [Initial value]		
Writing	1	Produces output of user external bus MCSX8.		

[bit4] UEDWEXE: UEDWEXE output select bit

Selects output for external bus SDRAM MSDWEX.

bit		Description			
Reading		Reads out the register value.			
\\/riting	0	Does not produce output of user external bus MSDWEX. [Initial value]			
Writing	1	Produces output of user external bus MSDWEX.			

[bit3] UECASE: UECASE output select bit

Selects output for external bus SDRAM MCASX.

bit		Description		
Reading		Reads out the register value.		
Writing	0	Does not produce output of user external bus MCASX. [Initial value]		
vviiting	1	Produces output of user external bus MCASX.		

[bit2] UERASE: UERASE output select bit

Selects output for external bus SDRAM MRASX.

bit		Description		
Reading		Reads out the register value.		
Writing	0	Does not produce output of user external bus MRASX. [Initial value]		
Writing	1	Produces output of user external bus MRASX.		



[bit1] UESMCEE: UESMCEE output select bit

Selects output for external bus SDRAM MSDCKE.

bit		Description			
Reading		Reads out the register value.			
\\/riting	0	Does not produce output of user external bus MSDCKE [Initial value]			
Writing	1	Produces output of user external bus MSDCKE.			

[bit0] UESMCKE: UESMCKE output select bit

Selects output for external bus SDRAM MADCLK.

bit		Description		
Reading		Reads out the register value.		
Mriting	0	Does not produce output of user external bus MADCLK [Initial value]		
Writing	1	Produces output of user external bus MADCLK.		

Notes:

 With EPFR20.bit[8], the input/output select of external bus data[31:16] can be controlled collectively.

Also with EPFR20.bits[24:9], the input/output select of external bus data[31:16] can be controlled by each bit.


The settings with EPFR20.bit[8] have the priority over those with EPFR20.bit[24:9]. To control the input/output selection with the settings of EPFR20.bit[24:9], be sure to set "EPFR20.bit[8]=0".

This register is not initialized by deep standby transition reset.



4.29 Extended Pin Function Setting Register 21 (EPFR21)

The EPFR21 register is the reserved register.



Register Function

[bit31:0] Reserved: Reserved bits

0x00000000 is read from these bits.

When writing these bits, set them to 0x00000000.



4.30 Extended Pin Function Setting Register 22 (EPFR22)

The EPFR22 register is the reserved register.

Register	r Configur	ation							
bit	31	30	29	28	27	26	25	24	
Field	Reserved								
Attribute					-				
Initial value									
bit	23	22	21	20	19	18	17	16	
Field				Rese	erved				
Attribute					=				
Initial value									
bit	15	14	13	12	11	10	9	8	
Field				Rese	erved				
Attribute				•	-				
Initial value									
bit	7	6	5	4	3	2	1	0	
Field				Rese	erved				
Attribute				,	-				
Initial value									

Register Function

[bit31:0] Reserved: Reserved bits

0x00000000 is read from these bits.

When writing these bits, set them to 0x00000000.



4.31 Extended Pin Function Setting Register 23 (EPFR23)

The EPFR23 register assigns functions of multi-function serial ch.6 to ch.7.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field				Rese	erved			
Attribute					=			
Initial value					-			
bit	23	22	21	20	19	18	17	16
Field				Rese	erved			
Attribute					-			
Initial value					-			
bit	15	14	13	12	11	10	9	8
Field	SCS	73E	SCS72E		SCS	371E	SCS	370E
Attribute	R/\	N	R/W		R/W		R/W	
Initial value	00)	00		00		00	
bit	7	6	5	4	3	2	1	0
Field	SCS63E		SCS62E		SCS61E		SCS60E	
Attribute	R/\	N	R/W		R/W		R/W	
Initial value	00)	0	0	00		00	

Register Function

[bit31:16] Reserved: Reserved bits

0x0000 is read from these bits.

When writing these bits, set them to 0x0000.

[bit15:14] SCS73E: SCS73 Input Select bits

Selects input/output for SCS73. For TYPE3-M4, TYPE5-M4 products, set this bit with SCS7B of EPFR16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch7 SCS73. [Initial value]
\\/ritin a	01	Uses SCS73_0 at the output pin of MFS ch.7 SCS73.
Writing	10	Uses SCS73_1 at the output pin of MFS ch.7 SCS73.
-	11	Setting is prohibited.

[bit13:12] SCS72E: SCS72 Input Select bits

Selects input/output for SCS72. For TYPE3-M4, TYPE5-M4 products, set this bit with SCS7B of EPFR16.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce output of MFS ch7 SCS72. [Initial value]
	01	Uses SCS72_0 at the output pin of MFS ch.7 SCS72.
	10	Uses SCS72_1 at the output pin of MFS ch.7 SCS72.
	11	Setting is prohibited.



[bit11:10] SCS71E: SCS71 Input Select bits

Selects input/output for SCS71. For TYPE3-M4, TYPE5-M4 products, set this bit with SCS7B of EPFR16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch7 SCS71. [Initial value]
\\/riting	01	Uses SCS71_0 at the output pin of MFS ch.7 SCS71.
Writing	10	Uses SCS71_1 at the output pin of MFS ch.7 SCS71.
	11	Setting is prohibited.

[bit9:8] SCS70E: SCS70 Input Select bits

Selects input/output for SCS70. For TYPE3-M4, TYPE4-M4, TYPE5-M4 products, set this bit with SCS7B of EPFR16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch7 SCS70. [Initial value]
\\/ritima	01	Uses SCS70_0 at the output pin of MFS ch.7 SCS70.
Writing	10	Uses SCS70_1 at the output pin of MFS ch.7 SCS70.
	11	Setting is prohibited.

[bit7:6] SCS63E: SCS63 Input Select bits

Selects input/output for SCS63. For TYPE3-M4, TYPE5-M4 products, set this bit with SCS6B of EPFR16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch6 SCS63. [Initial value]
\A/ritin a	01	Uses SCS63_0 at the output pin of MFS ch.6 SCS63.
Writing	10	Uses SCS63_1 at the output pin of MFS ch.6 SCS63.
	11	Setting is prohibited.

[bit5:4] SCS62E: SCS62 Input Select bits

Selects input/output for SCS62. For TYPE3-M4, TYPE5-M4 products, set this bit with SCS6B of EPFR16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch6 SCS62. [Initial value]
\A/ritin a	01	Uses SCS62_0 at the output pin of MFS ch.6 SCS62.
Writing	10	Uses SCS62_1 at the output pin of MFS ch.6 SCS62.
	11	Setting is prohibited.

[bit3:2] SCS61E: SCS61 Input Select bits

Selects input/output for SCS61. For TYPE3-M4, TYPE5-M4 products, set this bit with SCS6B of EPFR16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch6 SCS61. [Initial value]
\A/ritin a	01	Uses SCS61_0 at the output pin of MFS ch.6 SCS61.
Writing	10	Uses SCS61_1 at the output pin of MFS ch.6 SCS61.
	11	Setting is prohibited.

[bit1:0] SCS60E: SCS60 Input Select bits



Selects input/output for SCS60. For TYPE3-M4, TYPE4-M4, TYPE5-M4 products, set this bit with SCS6B of EPFR16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS ch6 SCS60. [Initial value]
Mriting	01	Uses SCS60_0 at the output pin of MFS ch.6 SCS60.
Writing	10	Uses SCS60_1 at the output pin of MFS ch.6 SCS60.
	11	Setting is prohibited.

Notes:

- This register does not exist in TYPE1-M4, TYPE2-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.32 Extended Pin Function Setting Register 24 (EPFR24)

The EPFR24 register assigns functions of I2S.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field		Rese	erved		I2SM4_SDO1E		I2SM4_SDI1S	
Attribute		•	-		R/W		R/W	
Initial value			-		0	00		0
bit	23	22	21	20	19	18	17	16
Field	I2SM4_	WS1B	I2SM4_	_SCK1B	I2SM4_N	MCLK1E	I2SM4_N	MCLK1S
Attribute	R/\	N	R/W		R/	W	R/W	
Initial value	00)	00		0	00		0
bit	15	14	13	12	11	10	9	8
Field		Rese	erved		I2SM4_	SDO0E	12SM4_	_SDI0S
Attribute		•	=		R/	W	R/	W
Initial value		•	-		00		00	
bit	7	6	5	4	3	2	1	0
Field	I2SM4_WS0B		I2SM4_SCK0B		I2SM4_MCLK0E		I2SM4_MCLK0S	
Attribute	R/W		R/W		R/	R/W		W
Initial value	00)	00		00		00	

Register Function

[bit31:28] Reserved: Reserved bits

0x0 is read from these bits.

When writing these bits, set them to 0x0.

[bit27:26] I2SM4_SDO1E: I2SDO1 Output Select bits

Selects output for I2SDO1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of I2S ch.1 I2SDO. [Initial value]
\\/riting	01	Uses I2SDO1_0 at the output pin of I2S ch.1 I2SDO.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit25:24] I2SM4_SDI1S: I2SDI1 Input Select bits

Selects input for I2SDI1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input of I2S ch.1 I2SDI. [Initial value]
\A/ritin a	01	Uses I2SDI1_0 at the input pin of I2S ch.1 I2SDI.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit23:22] I2SM4_WS1B: I2SWS1 Input/Output Select bits

Selects input/output for I2SWS1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of I2S ch.1 I2SWS. [Initial value]
\A/ritin a	01	Uses I2SWS1_0 at the input/output pin of I2S ch.1 I2SWS.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit21:20] I2SM4_SCK1B: I2SCK1 Input/Output Select bits

Selects input/output for I2SCK1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of I2S ch.1 I2SCK. [Initial value]
\\/ritin a	01	Uses I2SCK1_0 at the input/output pin of I2S ch.1 I2SCK.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit19:18] I2SM4_MCLK1E: I2SMCLK1 Output Select bits

Selects output for I2SMCLK1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of I2S ch.1 I2SMCLK. [Initial value]
\A/sitin a	01	Uses I2SMCLK1_0 at the output pin of I2S ch.1 I2SMCLK.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit17:16] I2SM4_MCLK1S: I2SMCLK1 Input Select bits

Selects input for I2SMCLK1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input of I2S ch.1 I2SMCLK. [Initial value]
Writing	01	Uses I2SMCLK1_0 at the input pin of I2S ch.1 I2SMCLK.
vviiding	10	Setting is prohibited.
	11	Setting is prohibited.

[bit15:12] Reserved: Reserved bits

0x0 is read from these bits.

When writing these bits, set them to 0x0.



[bit11:10] I2SM4_SDO0E: I2SDO0 Output Select bits

Selects output for I2SDO0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of I2S ch.0 I2SDO. [Initial value]
Mriting	01	Uses I2SDO0_0 at the output pin of I2S ch.0 I2SDO.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit9:8] I2SM4_SDI0S: I2SDI0 Input Select bits

Selects input for I2SDI0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input of I2S ch.0 I2SDI. [Initial value]
\A/ritin a	01	Uses I2SDI0_0 at the input pin of I2S ch.0 I2SDI.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit7:6] I2SM4_WS0B: I2SWS0 Input/Output Select bits

Selects input/output for I2SWS0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of I2S ch.0 I2SWS. [Initial value]
Writing	01	Uses I2SWS0_0 at the input/output pin of I2S ch.0 I2SWS.
vviiting	10	Setting is prohibited.
	11	Setting is prohibited.

[bit5:4] I2SM4_SCK0B: I2SCK0 Input/Output Select bits

Selects input/output for I2SCK0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of I2S ch.0 I2SCK. [Initial value]
Writing	01	Uses I2SCK0_0 at the input/output pin of I2S ch.0 I2SCK.
vviiting	10	Setting is prohibited.
	11	Setting is prohibited.



[bit3:2] I2SM4_MCLK0E: I2SMCLK0 Output Select bits

Selects output for I2SMCLK0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of I2S ch.0 I2SMCLK. [Initial value]
\\/riting	01	Uses I2SMCLK0_0 at the output pin of I2S ch.0 I2SMCLK.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit1:0] I2SM4_MCLK0S: I2SMCLK0 Input Select bits

Selects input for I2SMCLK0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input of I2S ch.0 I2SMCLK. [Initial value]
Mriting	01	Uses I2SMCLK0_0 at the input pin of I2S ch.0 I2SMCLK.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.


Notes:

- This register does not exist in TYPE1-M4, TYPE2-M4, TYPE5-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.33 Extended Pin Function Setting Register 25 (EPFR25)

The EPFR25 register assigns functions of CAN-FD.



Register Function

[bit31:4] Reserved: Reserved bits

0x0000000 is read from these bits.

When writing these bits, set them to 0x0000000.

[bit3:2] MCTX2E: TX2 Output Select bits

Selects output for CAN-FD TX2.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of CAN-FD TX. [Initial value]
\\/riting	01	Uses TX2_0 at the output pin of CAN-FD TX.
Writing	10	Uses TX2_1 at the output pin of CAN-FD TX.
	11	Uses TX2_2 at the output pin of CAN-FD TX.

[bit1:0] MCRX2S: RX2 Input Select bits

Selects input for CAN-FD RX2.

bit		Description
Reading		Reads out the register value.
	00	Uses RX2_0 at the output pin of CAN-FD RX.
\A/mitim m	01	Same as Writing 00.
Writing	10	Uses RX2_1 at the output pin of CAN-FD RX.
	11	Uses RX2_2 at the output pin of CAN-FD RX.

Notes:

- This register does not exist in TYPE1-M4, TYPE2-M4, TYPE5-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.34 Extended Pin Function Setting Register 26 (EPFR26)

The EPFR26 register assigns functions of Hi-Speed SPI controller.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field				Rese	erved			
Attribute					=			
Initial value					-			
bit	23	22	21	20	19	18	17	16
Field			Rese	erved			Q_I	O3B
Attribute			•	-			R/	W
Initial value				-			0	0
bit	15	14	13	12	11	10	9	8
Field	Q_I0	D2B	Q_I	O1B	Q_I0	O0B	Q_I	O3E
Attribute	R/\	N	R/W		R/W		R/W	
Initial value	00		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	Q_IO2E		Q_IO1E		Q_IO0E		Q_SCKB	
Attribute	R/W		R/W		R/W		R/W	
Initial value	00)	00		00		00	

Register Function

[bit31:18] Reserved: Reserved bits

0x0000 is read from these bits.

When writing these bits, set them to 0x0000.

[bit17:16] Q_IO3B: Q_IO3 (GE_SPDQ3) Input/Output Select bits

Selects input/output for Q IO3. TYPE4-M4 products signal in parentheses are eligible.

bit		Description		
Reading		Reads out the register value.		
	00	Does not produce input/output of Hi-Speed SPI controller Q_IO3. [Initial value]		
\\/ritin a	01	Uses Q_IO3_0 at the input/output pin of Hi-Speed SPI controller Q_IO3.		
Writing	10	Setting is prohibited.		
	11	Setting is prohibited.		

[bit15:14] Q_IO2B: Q_IO2 (GE_SPDQ2) Input/Output Select bits

Selects input/output for Q_IO2. TYPE4-M4 products signal in parentheses are eligible.

bit		Description			
Reading		Reads out the register value.			
	00	Does not produce input/output of Hi-Speed SPI controller Q_IO2. [Initial value]			
\\/ritin a	01	Uses Q_IO2_0 at the input/output pin of Hi-Speed SPI controller Q_IO2.			
Writing	10	Setting is prohibited.			
	11	Setting is prohibited.			



[bit13:12] Q_IO1B: Q_IO1 (GE_SPDQ1) Input/Output Select bits

Selects input/output for Q_IO1. TYPE4-M4 products signal in parentheses are eligible.

bit		Description		
Reading		Reads out the register value.		
	00	Does not produce input/output of Hi-Speed SPI controller Q_IO1. [Initial value]		
\A/siting	01	Uses Q_IO1_0 at the input/output pin of Hi-Speed SPI controller Q_IO1.		
Writing	10	Setting is prohibited.		
	11	Setting is prohibited.		

[bit11:10] Q_IO0B: Q_IO0 (GE_SPDQ0) Input/Output Select bits

Selects input/output for Q_IO0. TYPE4-M4 products signal in parentheses are eligible.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of Hi-Speed SPI controller Q_IO0. [Initial value]
\\/riting	01	Uses Q_IO0_0 at the input/output pin of Hi-Speed SPI controller Q_IO0.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit9:8] Q_CS3E: Q_CS3 Output Select bits

Selects output for Q_CS3. This signal does not exist in TYPE4-M4 products.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Hi-Speed SPI controller Q_CS3. [Initial value]
\\/ritin a	01	Uses Q_CS3_0 at the output pin of Hi-Speed SPI controller Q_CS3.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit7:6] Q_CS2E: Q_CS2 Output Select bits

Selects output for Q_CS2. This signal does not exist in TYPE4-M4 products.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Hi-Speed SPI controller Q_CS2. [Initial value]
\\/riting	01	Uses Q_CS2_0 at the output pin of Hi-Speed SPI controller Q_CS2.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit5:4] Q_CS1E: Q_CS1 Output Select bits

Selects output for Q CS1. This signal does not exist in TYPE4-M4 products.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Hi-Speed SPI controller Q_CS1. [Initial value]
\A/ritin a	01	Uses Q_CS1_0 at the output pin of Hi-Speed SPI controller Q_CS1.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit3:2] Q_CS0E: Q_CS0 (GE_SPCSX0) Output Select bits

Selects output for Q_CS0 (GE_SPCSX0). TYPE4-M4 products signal in parentheses are eligible.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Hi-Speed SPI controller Q_CS0. [Initial value]
Writing	01	Uses Q_CS0_0 at the output pin of Hi-Speed SPI controller Q_CS0.
vviiding	10	Setting is prohibited.
	11	Setting is prohibited.

[bit1:0] Q_SCKB: Q_SCK (GE_SPCK) Input/Output Select bits

Selects input/output for Q_SCK. TYPE4-M4 products signal in parentheses are eligible.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of Hi-Speed SPI controller Q_SCK. [Initial value]
\A/sitin a	01	Uses Q_SCK_0 at the input/output pin of Hi-Speed SPI controller Q_SCK.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

Notes:

- This register does not exist in TYPE1-M4, TYPE5-M4, TYPE5-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.35 Extended Pin Function Setting Register 27 (EPFR27)

EPFR27 register sets the function assignment to HyperBus Interface pins.

Register Configuration

bit	31	30	29	28	27	26	25	24	
Field	HBIN	TXS	HBRSTOXS		HBRESETXE		HBWPXE		
Attribute	R/\	N	R/W		R/	W	R/	W	
Initial value	00)	0	0	0	0	0	0	
bit	23	22	21	20	19	18	17	16	
Field	HBD	Q7B	HBD	Q6B	HBDQ5B		HBD	Q4B	
Attribute	R/\	N	R	W	R/	W	R/	R/W	
Initial value	00)	0	0	0	0	00		
bit	15	14	13	12	11	10	9	8	
Field	HBD	Q3B	HBDQ2B		HBDQ1B		HBD	Q0B	
Attribute	R/\	N	R/W		R/W		R/W		
Initial value	00		00		00		00		
bit	7	6	5	4	3	2	1	0	
Field	HBRWDSB		HBCSX_1E		HBCSX_0E		HBCKE		
Attribute	R/W		R/W		R/W		R/W		
Initial value	00		00		00		00		

Register Function

[bit31:30] HBINTXS: GE_HBINTX Input Select bits

Selects input for GE_HBINTX.

bit		Description
Reading		Reads out the register value.
	00	Uses GE_HBINTX at the H input fixed of HyperBus Interface. [Initial value]
\\/ritin a	01	Uses GE_HBINTX _0 at the input pin of HyperBus Interface GE_HBINTX.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit29:28] HBRSTOXS: GE_HBRSTOX Input Select bits

Selects input for GE_HBRSTOX.

bit		Description
Reading		Reads out the register value.
	00	Uses GE_HBRSTOX at the H input fixed of HyperBus Interface. [Initial value]
Mriting	01	Uses GE_HBRSTOX _0 at the input pin of Hyper us Interface GE_HBRSTOX.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit27:26] HBRESETXE: GE_HBRESETX Output Select bits

Selects output for GE_HBRESETX.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of HyperBus Interface GE_HBRESETX. [Initial value]
Writing	01	Uses GE_HBRESETX_0 at the output pin of HyperBus Interface GE_HBRESETX.
vviiling	10	Setting is prohibited.
	11	Setting is prohibited.

[bit25:24] HBWPXE: GE_HBWPX Output Select bits

Selects output for GE HBWPX.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of HyperBus Interface GE_HBWPX. [Initial value]
\A/sitin a	01	Uses GE_HBWPX_0 at the output pin of HyperBus Interface GE_HBWPX.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit23:22] HBDQ7B: GE_HBDQ7 Input/Output Select bits

Selects input/output for GE HBDQ7.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_HBDQ7. [Initial value]
\\/riting	01	Uses GE_HBDQ7_0 at the input/output pin of HyperBus Interface GE_HBDQ7.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit21:20] HBDQ6B: GE_HBDQ6 Input/Output Select bits

Selects input/output for GE HBDQ6.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_HBDQ6. [Initial value]
\\/ritin a	01	Uses GE_HBDQ6_0 at the input/output pin of HyperBus Interface GE_HBDQ6.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit19:18] HBDQ5B: GE_HBDQ5 Input/Output Select bits

Selects input/output for GE_HBDQ5.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_HBDQ5. [Initial value]
Mriting	01	Uses GE_HBDQ5_0 at the input/output pin of HyperBus Interface GE_HBDQ5.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit17:16] HBDQ4B: GE_HBDQ4 Input/Output Select bits

Selects input/output for GE_HBDQ4.

	bit		Description
	Reading		Reads out the register value.
		00	Does not produce input/output of HyperBus Interface GE_HBDQ4. [Initial value]
١,	Mriting	01	Uses GE_HBDQ4_0 at the input/output pin of HyperBus Interface GE_HBDQ4.
'	Writing	10	Setting is prohibited.
		11	Setting is prohibited.

[bit15:14] HBDQ3B: GE_HBDQ3 Input/Output Select bits

Selects input/output for GE_HBDQ3.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_HBDQ3. [Initial value]
\A/ritin a	01	Uses GE_HBDQ3_0 at the input/output pin of HyperBus Interface GE_HBDQ3.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit13:12] HBDQ2B: GE_HBDQ2 Input/Output Select bits

Selects input/output for GE_HBDQ2.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_HBDQ2. [Initial value]
\\/ritin a	01	Uses GE_HBDQ2_0 at the input/output pin of HyperBus Interface GE_HBDQ2.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit11:10] HBDQ1B: GE_HBDQ1 Input/Output Select bits

Selects input/output for GE_HBDQ1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_HBDQ1. [Initial value]
\\/riting	01	Uses GE_HBDQ1_0 at the input/output pin of HyperBus Interface GE_HBDQ1.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit9:8] HBDQ0B: GE_HBDQ0 Input/Output Select bits

Selects input/output for GE HBDQ0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_HBDQ0. [Initial value]
\A/wikim m	01	Uses GE_HBDQ0_0 at the input/output pin of HyperBus Interface GE_HBDQ0.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit7:6] HBRWDSB: GE_ HBRWDS Input/Output Select bits

Selects input/output for GE_ HBRWDS.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input/output of HyperBus Interface GE_ HBRWDS. [Initial value]
\A/ritin a	01	Uses GE_ HBRWDS_0 at the input/output pin of HyperBus Interface GE_ HBRWDS.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit5:4] HBCSX_1E: GE_ HBCSX1 Output Select bits

Selects output for GE_ HBCSX1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of HyperBus Interface GE_ HBCSX1. [Initial value]
\\/ritin a	01	Uses GE_ HBCSX1_0 at the output pin of HyperBus Interface GE_ HBCSX1.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit3:2] HBCSX_0E: GE_ HBCSX0 Output Select bits

Selects output for GE_ HBCSX0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of HyperBus Interface GE_ HBCSX0. [Initial value]
\\/ritin a	01	Uses GE_ HBCSX0_0 at the output pin of HyperBus Interface GE_ HBCSX0.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit1:0] HBCKE: GE_ HBCK Output Select bits

Selects output for GE_ HBCK.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of HyperBus Interface GE_ HBCK. [Initial value]
\A/ritin a	01	Uses GE_ HBCK_0 at the output pin of HyperBus Interface GE_ HBCK.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

Notes:

- This register does not exist in TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.36 Extended Pin Function Setting Register 28 (EPFR28)

EPFR28 register sets the function assignment to GDC Panel pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	PNL_P	D15E	PNL_PD14E		PNL_F	PNL_PD13E		PD12E
Attribute	R/\	W	R/W		R/	R/W		W W
Initial value	00)	0	0	0	00		0
bit	23	22	21	20	19	18	17	16
Field	PNL_P	D11E	PNL_F	PD10E	PNL_	PNL_PD9E		PD8E
Attribute	R/\	N	R/W		R/	R/W		W
Initial value	00)	00		0	00		0
bit	15	14	13	12	11	10	9	8
Field	PNL_PD7E		PNL_PD6E		PNL_	PNL_PD5E		PD4E
Attribute	R/W		R/W		R/	R/W		W
Initial value	00		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	PNL_PD3E		PNL_PD2E		PNL_PD1E		PNL_PD0E	
Attribute	R/W		R/W		R/	R/W		W
Initial value	00		00		0	00		0

Register Function

[bit31:30] PNL_PD15E: PNL_PD15 Output Select bits

Selects output for PNL_PD15.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD15. [Initial value]
\A/ritin a	01	Uses PNL_PD15_0 at the output pin of GDC Panel PNL_PD15.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit29:28] PNL_PD14E: PNL_PD14 Output Select bits

Selects output for PNL_PD14.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD14. [Initial value]
Mriting	01	Uses PNL_PD14_0 at the output pin of GDC Panel PNL_PD14.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit27:26] PNL_PD13E: PNL_PD13 Output Select bits

Selects output for PNL_PD13.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD13. [Initial value]
Writing	01	Uses PNL_PD13_0 at the output pin of GDC Panel PNL_PD13.
vvnung	10	Setting is prohibited.
	11	Setting is prohibited.

[bit25:24] PNL_PD12E: PNL_PD12 Output Select bits

Selects output for PNL_PD12.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD12. [Initial value]
Writing	01	Uses PNL_PD12_0 at the output pin of GDC Panel PNL_PD12.
vviiling	10	Setting is prohibited.
	11	Setting is prohibited.

[bit23:22] PNL_PD11E: PNL_PD11 Output Select bits

Selects output for PNL PD11.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD11. [Initial value]
\A/sitin a	01	Uses PNL_PD11_0 at the output pin of GDC Panel PNL_PD11.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit21:20] PNL_PD10E: PNL_PD10 Output Select bits

Selects output for PNL PD10.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD10. [Initial value]
\A/ritin a	01	Uses PNL_PD10_0 at the output pin of GDC Panel PNL_PD10.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit19:18] PNL_PD9E: PNL_PD9 Output Select bits

Selects output for PNL_PD9.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD9. [Initial value]
Mriting	01	Uses PNL_PD9_0 at the output pin of GDC Panel PNL_PD9.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit17:16] PNL_PD8E: PNL_PD8 Output Select bits

Selects output for PNL_PD8.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD8. [Initial value]
Writing	01	Uses PNL_PD8_0 at the output pin of GDC Panel PNL_PD8.
vvnung	10	Setting is prohibited.
	11	Setting is prohibited.

[bit15:14] PNL_PD7E: PNL_PD7 Output Select bits

Selects output for PNL_PD7.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD7. [Initial value]
\A/ritin a	01	Uses PNL_PD7_0 at the output pin of GDC Panel PNL_PD7.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit13:12] PNL_PD6E: PNL_PD6 Output Select bits

Selects output for PNL PD6.

bit		Description
Readin	g	Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD6. [Initial value]
\\/ritin a	01	Uses PNL_PD6_0 at the output pin of GDC Panel PNL_PD6.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit11:10] PNL_PD5E: PNL_PD5 Output Select bits

Selects output for PNL PD5.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD5. [Initial value]
\A/sitin a	01	Uses PNL_PD5_0 at the output pin of GDC Panel PNL_PD5.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit9:8] PNL_PD4E: PNL_PD4 Output Select bits

Selects output for PNL PD4.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD4. [Initial value]
\A/sitin a	01	Uses PNL_PD4_0 at the output pin of GDC Panel PNL_PD4.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit7:6] PNL_PD3E: PNL_PD3 Output Select bits

Selects output for PNL_PD3.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD3. [Initial value]
Miting	01	Uses PNL_PD3_0 at the output pin of GDC Panel PNL_PD3.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit5:4] PNL_PD2E: PNL_PD2 Output Select bits

Selects output for PNL_PD2.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce output of GDC Panel PNL_PD2. [Initial value]
	01	Uses PNL_PD2_0 at the output pin of GDC Panel PNL_PD2.
	10	Setting is prohibited.
	11	Setting is prohibited.

[bit3:2] PNL_PD1E: PNL_PD1 Output Select bits

Selects output for PNL_PD1.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce output of GDC Panel PNL_PD1. [Initial value]
	01	Uses PNL_PD1_0 at the output pin of GDC Panel PNL_PD1.
	10	Setting is prohibited.
	11	Setting is prohibited.

[bit1:0] PNL_PD0E: PNL_PD0 Output Select bits

Selects output for PNL_PD0.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce output of GDC Panel PNL_PD0. [Initial value]
	01	Uses PNL_PD0_0 at the output pin of GDC Panel PNL_PD0.
	10	Setting is prohibited.
	11	Setting is prohibited.

Notes:

- This register does not exist in TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.37 Extended Pin Function Setting Register 29 (EPFR29)

EPFR29 register sets the function assignment to GDC Panel pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field	PNL_TS	IG11E	PNL_TSIG10E		PNL_TSIG9E		PNL_TSIG8E	
Attribute	R/\	٧	R/W		R/W		R/W	
Initial value	00)	00		0	00		0
bit	23	22	21	20	19	18	17	16
Field	PNL_TS	SIG7E	PNL_T	SIG6E	PNL_T	PNL_TSIG5E		erved
Attribute	R/\	٧	R/W		R/W		-	
Initial value	00)	00		00		-	
bit	15	14	13	12	11	10	9	8
Field	PNL_P	D23E	PNL_PD22E		PNL_F	D21E	PNL_F	PD20E
Attribute	R/W		R/W		R/W		R/W	
Initial value	00		00		00		00	
bit	7	6	5	4	3	2	1	0
Field	PNL_PD19E		PNL_PD18E		PNL_PD17E		PNL_PD16E	
Attribute	R/W		R/W		R/	R/W		W
Initial value	00		00		00		00	

Register Function

[bit31:30] PNL_TSIG11E: PNL_TSIG11 Output Select bits

Selects output for PNL_TSIG11.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG11. [Initial value]
Mriting	01	Uses PNL_TSIG11_0 at the output pin of GDC Panel PNL_TSIG11.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit29:28] PNL_TSIG10E: PNL_TSIG10 Output Select bits

Selects output for PNL_TSIG10.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG10. [Initial value]
\A/ritin a	01	Uses PNL_TSIG10_0 at the output pin of GDC Panel PNL_TSIG10.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit27:26] PNL_TSIG9E: PNL_TSIG9 Output Select bits

Selects output for PNL_TSIG9.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG9. [Initial value]
Writing	01	Uses PNL_TSIG9_0 at the output pin of GDC Panel PNL_TSIG9.
vviitiig	10	Setting is prohibited.
	11	Setting is prohibited.

[bit25:24] PNL_TSIG8E: PNL_TSIG8 Output Select bits

Selects output for PNL_TSIG8.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG8. [Initial value]
\\/riting	01	Uses PNL_TSIG8_0 at the output pin of GDC Panel PNL_TSIG8.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit23:22] PNL_TSIG7E: PNL_TSIG7 Output Select bits

Selects output for PNL_TSIG7.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG7. [Initial value]
Writing	01	Uses PNL_TSIG7_0 at the output pin of GDC Panel PNL_TSIG7.
vviitiig	10	Setting is prohibited.
	11	Setting is prohibited.

[bit21:20] PNL_TSIG6E: PNL_TSIG6 Output Select bits

Selects output for PNL_TSIG6.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG6. [Initial value]
Writing	01	Uses PNL_TSIG6_0 at the output pin of GDC Panel PNL_TSIG6.
vviiung	10	Setting is prohibited.
	11	Setting is prohibited.

[bit19:18] PNL_TSIG5E: PNL_TSIG5 Output Select bits

Selects output for PNL TSIG5.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG5. [Initial value]
Writing	01	Uses PNL_TSIG5_0 at the output pin of GDC Panel PNL_TSIG5.
vviiting	10	Setting is prohibited.
	11	Setting is prohibited.



[bit17:16] Reserved: Reserved bits

0b00 is read from these bits.

When writing these bits, set them to 0b00.

[bit15:14] PNL_PD23E: PNL_PD23 Output Select bits

Selects output for PNL_PD23.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD23. [Initial value]
\A/ritin a	01	Uses PNL_PD23_0 at the output pin of GDC Panel PNL_PD23.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit13:12] PNL_PD22: PNL_PD22 Output Select bits

Selects output for PNL_PD22.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD22. [Initial value]
\A/ritin a	01	Uses PNL_PD22_0 at the output pin of GDC Panel PNL_PD22.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit11:10] PNL_PD21E: PNL_PD21 Output Select bits

Selects output for PNL_PD21.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD21. [Initial value]
\A/ritin a	01	Uses PNL_PD21_0 at the output pin of GDC Panel PNL_PD21.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit9:8] PNL_PD20E: PNL_PD20 Output Select bits

Selects output for PNL_PD20.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD20. [Initial value]
\\/riting	01	Uses PNL_PD20_0 at the output pin of GDC Panel PNL_PD20.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit7:6] PNL_PD19E: PNL_PD19 Output Select bits

Selects output for PNL_PD19.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD19. [Initial value]
Miting	01	Uses PNL_PD19_0 at the output pin of GDC Panel PNL_PD19.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit5:4] PNL_PD18E: PNL_PD18 Output Select bits

Selects output for PNL_PD18.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD18. [Initial value]
Writing	01	Uses PNL_PD18_0 at the output pin of GDC Panel PNL_PD18.
vviillig	10	Setting is prohibited.
	11	Setting is prohibited.

[bit3:2] PNL_PD17E: PNL_PD17 Output Select bits

Selects output for PNL_PD17.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD17. [Initial value]
\\/riting	01	Uses PNL_PD17_0 at the output pin of GDC Panel PNL_PD17.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit1:0] PNL_PD16E: PNL_PD16 Output Select bits

Selects output for PNL_PD16.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_PD16. [Initial value]
\\/ritin a	01	Uses PNL_PD16_0 at the output pin of GDC Panel PNL_PD16.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

Notes:

- This register does not exist in TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.38 Extended Pin Function Setting Register 30 (EPFR30)

EPFR30 register sets the function assignment to GDC Panel pins.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field			Reserved				PNL_T	SIG4E
Attribute				-			R/	W
Initial value				-			0	0
bit	23	22	21	20	19	18	17	16
Field	PNL_T	SIG3E	PNL_T	SIG2E	PNL_T	SIG1E	PNL_T	SIG0E
Attribute	R/	N	R/W		R/	W	R/	W
Initial value	00)	00		0	0	00	
bit	15	14	13	12	11	10	9	8
Field		Rese	erved		PNL_LH	_SYNCE	PNL_FV_	_SYNCE
Attribute		•	-		R/	W	R/	W
Initial value			-		00		00	
bit	7	6	5	4	3	2	1	0
Field	PNL_LEE		PNL_DENE		PNL_DCLKE		PNL_PWEE	
Attribute	R/W		R/W		R/	R/W		W
Initial value	00		00		00		00	

Register Function

[bit31:26] Reserved: Reserved bits

0b000000 is read from these bits.

When writing these bits, set them to 0b000000.

[bit25:24] PNL_TSIG4E: PNL_TSIG4 Output Select bits

Selects output for PNL_TSIG4.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG4. [Initial value]
Writing	01	Uses PNL_TSIG4_0 at the output pin of GDC Panel PNL_TSIG4.
vviitiig	10	Setting is prohibited.
	11	Setting is prohibited.

[bit23:22] PNL_TSIG3E: PNL_TSIG3 Output Select bits

Selects output for PNL TSIG3.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG3. [Initial value]
\\/riting	01	Uses PNL_TSIG3_0 at the output pin of GDC Panel PNL_TSIG3.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit21:20] PNL_TSIG2E: PNL_TSIG2 Output Select bits

Selects output for PNL_TSIG2.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG2. [Initial value]
Miting	01	Uses PNL_TSIG2_0 at the output pin of GDC Panel PNL_TSIG2.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit19:18] PNL_TSIG1E: PNL_TSIG1 Output Select bits

Selects output for PNL_TSIG1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG1. [Initial value]
\A/sitin a	01	Uses PNL_TSIG1_0 at the output pin of GDC Panel PNL_TSIG1.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit17:16] PNL_TSIG0E: PNL_TSIG0 Output Select bits

Selects output for PNL_TSIG0.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_TSIG0. [Initial value]
\A/sitin a	01	Uses PNL_TSIG0_0 at the output pin of GDC Panel PNL_TSIG0.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit15:12] Reserved: Reserved bits

0x0 is read from these bits.

When writing these bits, set them to 0x0.

[bit11:10] PNL_LH_SYNCE: PNL_LH_SYNC Output Select bits

Selects output for PNL_LH_SYNC.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_LH_SYNC. [Initial value]
\\/riting	01	Uses PNL_LH_SYNC_0 at the output pin of GDC PNL_LH_SYNC.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.



[bit9:8] PNL_FV_SYNCE: PNL_ FV_SYNC Output Select bits

Selects output for PNL_FV_SYNC.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_FV_SYNC. [Initial value]
\\/riting	01	Uses PNL_FV_SYNC_0 at the output pin of GDC PNL_FV_SYNC.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit7:6] PNL_LEE: PNL_LE Output Select bits

Selects output for PNL LE.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_LE. [Initial value]
Mriting	01	Uses PNL_LE_0 at the output pin of GDC Panel PNL_LE.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit5:4] PNL_DENE: PNL_DEN Output Select bits

Selects output for PNL DEN.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_DEN. [Initial value]
\\/ritin a	01	Uses PNL_DEN_0 at the output pin of GDC Panel PNL_DEN.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit3:2] PNL_DCLKE: PNL_DCLK Output Select bits

Selects output for PNL DCLK.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of GDC Panel PNL_DCLK. [Initial value]
\A/ritin a	01	Uses PNL_DCLK_0 at the output pin of GDC Panel PNL_DCLK.
Writing	10	Setting is prohibited.
	11	Setting is prohibited.

[bit1:0] PNL_PWEE: PNL_PWE Output Select bits

Selects output for PNL PWE.

bit		Description
Reading		Reads out the register value.
Writing	00	Does not produce output of GDC Panel PNL_PWE. [Initial value]
	01	Uses PNL_PWE_0 at the output pin of GDC Panel PNL_PWE.
	10	Setting is prohibited.
	11	Setting is prohibited.



Notes:

- This register does not exist in TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE5-M4, TYPE6-M4 products.
- This register is not initialized by deep standby transition reset.



4.39 Extended Pin Function Setting Register 33 (EPFR33)

The EPFR33 register assigns functions of Smart Card Interface.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field		Rese	erved		CLk	(1E	VCC1E	
Attribute		•	-		R/W		R/W	
Initial value			-		0	0	00	
bit	23	22	21	20	19	18	17	16
Field	VPEI	N1E	RST1E		DAT	A1B	CIN1S	
Attribute	R/\	N	R/W		R/	W	R/W	
Initial value	00)	00		00		00	
bit	15	14	13	12	11	10	9	8
Field		Rese	served		CLK0E		VCC0E	
Attribute		•	=	R/W		W	R/W	
Initial value			-		00		00	
bit	7	6	5	4	3	2	1	0
Field	VPEN0E		RST0E		DATA0B		CIN0S	
Attribute	R/W		R/W		R/W		R/W	
Initial value	00)	00		00		0	0

Register Function

[bit31:28] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.

[bit27:26] CLK1E: IC1_CLK Output Select bits

Selects output for IC1 CLK.

		_
bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.1 CLK. [Initial value]
\\/ritin a	01	Uses IC1_CLK_0 at the output pin of Smart Card Interface ch.1 CLK.
Writing	10	Uses IC1_CLK_1 at the output pin of Smart Card Interface ch.1 CLK.
	11	Uses IC1_CLK_2 at the output pin of Smart Card Interface ch.1 CLK.

[bit25:24] VCC1E: IC1_VCC Output Select bits

Selects output for IC1_VCC.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.1 VCC. [Initial value]
\A/ritin a	01	Uses IC1_VCC_0 at the output pin of Smart Card Interface ch.1 VCC.
Writing	10	Uses IC1_VCC_1 at the output pin of Smart Card Interface ch.1 VCC.
	11	Uses IC1_VCC_2 at the output pin of Smart Card Interface ch.1 VCC.



[bit23:22] VPEN1E: IC1_VPEN Output Select bits

Selects output for IC1_VPEN.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.1 VPEN. [Initial value]
Miting	01	Uses IC1_VPEN_0 at the output pin of Smart Card Interface ch.1 VPEN.
Writing	10	Uses IC1_VPEN_1 at the output pin of Smart Card Interface ch.1 VPEN.
	11	Uses IC1_VPEN_2 at the output pin of Smart Card Interface ch.1 VPEN.

[bit21:20] VPEN1E: IC1_RST Output Select bits

Selects output for IC1_RST.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.1 RST. [Initial value]
\\/sitin a	01	Uses IC1_RST_0 at the output pin of Smart Card Interface ch.1 RST.
Writing	10	Uses IC1_RST_1 at the output pin of Smart Card Interface ch.1 RST.
	11	Uses IC1_RST_2 at the output pin of Smart Card Interface ch.1 RST.

[bit19:18] DATA1B: IC1_DATA Input/Output Select bits

Selects input/output for IC1_DATA.

bit		Description
Reading		Reads out the register value.
	00	Uses IC1_DATA_0 at the input pin of Smart Card Interface ch.1 DATA.
		Does not produce output. [Initial value]
Writing	01	Uses IC1_DATA_0 at the input/output pin of Smart Card Interface ch.1 DATA.
	10	Uses IC1_DATA_1 at the input/output pin of Smart Card Interface ch.1 DATA.
	11	Uses IC1_DATA_2 at the input/output pin of Smart Card Interface ch.1 DATA.

[bit17:16] CIN1S: IC1_CIN Input Select bits

Selects input for IC1_CIN.

bit		Description
Reading		Reads out the register value.
	00	Uses IC1_CIN_0 at the input pin of Smart Card Interface ch.1 CIN. [Initial value]
\A/ritin a	01	Uses IC1_CIN_0 at the input pin of Smart Card Interface ch.1 CIN.
Writing	10	Uses IC1_CIN_1 at the input pin of Smart Card Interface ch.1 CIN.
	11	Uses IC1_CIN_2 at the input pin of Smart Card Interface ch.1 CIN.

[bit15:12] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.



[bit11:10] CLK0E: IC0_CLK Output Select bits

Selects output for IC0_CLK.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.0 CLK. [Initial value]
\//riting	01	Uses IC0_CLK_0 at the output pin of Smart Card Interface ch.0 CLK.
Writing	10	Uses IC0_CLK_1 at the output pin of Smart Card Interface ch.0 CLK.
	11	Uses IC0_CLK_2 at the output pin of Smart Card Interface ch.0 CLK.

[bit9:8] VCC0E: IC0_VCC Output Select bits

Selects output for IC0_VCC.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.1 VCC. [Initial value]
\A/ritin a	01	Uses IC0_VCC_0 at the output pin of Smart Card Interface ch.0 VCC.
Writing	10	Uses IC0_VCC_1 at the output pin of Smart Card Interface ch.0 VCC.
	11	Uses IC0_VCC_2 at the output pin of Smart Card Interface ch.0 VCC.

[bit7:6] VPEN0E: IC0_VPEN Output Select bits

Selects output for IC0_VPEN.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.0 VPEN. [Initial value]
\A/sitin a	01	Uses IC0_VPEN_0 at the output pin of Smart Card Interface ch.0 VPEN.
Writing	10	Uses IC0_VPEN_1 at the output pin of Smart Card Interface ch.0 VPEN.
	11	Uses IC0_VPEN_2 at the output pin of Smart Card Interface ch.0 VPEN.

[bit5:4] VPEN0E: IC0_RST Output Select bits

Selects output for IC0_RST.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of Smart Card Interface ch.0 RST. [Initial value]
\A/sitin a	01	Uses IC0_RST_0 at the output pin of Smart Card Interface ch.0 RST.
Writing	10	Uses IC0_RST_1 at the output pin of Smart Card Interface ch.0 RST.
	11	Uses IC0_RST_2 at the output pin of Smart Card Interface ch.0 RST.

[bit3:2] DATA0B: IC0_DATA Input/Output Select bits

Selects input/output for IC0_DATA.

bit		Description
Reading		Reads out the register value.
	00	Uses IC0_DATA_0 at the input pin of Smart Card Interface ch.0 DATA.
	00	Does not produce output. [Initial value]
Writing	01	Uses IC0_DATA_0 at the input/output pin of Smart Card Interface ch.0 DATA.
	10	Uses IC0_DATA_1 at the input/output pin of Smart Card Interface ch.0 DATA.
	11	Uses IC0_DATA_2 at the input/output pin of Smart Card Interface ch.0 DATA.



[bit1:0] CIN0S: IC0_CIN Input Select bits Selects input for IC0_CIN.

bit		Description
Reading		Reads out the register value.
	00	Uses IC0_CIN_0 at the input pin of Smart Card Interface ch.0 CIN. [Initial value]
Mriting	01	Uses IC0_CIN_0 at the input pin of Smart Card Interface ch.0 CIN.
Writing	10	Uses IC0_CIN_1 at the input pin of Smart Card Interface ch.0 CIN.
	11	Uses IC0_CIN_2 at the input pin of Smart Card Interface ch.0 CIN.

Note:

This register does not equip in TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE4-M4, TYPE6-M4 products.



4.40 Extended Pin Function Setting Register 35 (EPFR35)

The EPFR35 register assigns functions of MFS-I2S ch.1.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field		Rese	erved		SDO1E		SDI1S	
Attribute			-		R/W		R/W	
Initial value			-		0	0	00	
bit	23	22	21	20	19	18	17	16
Field	WS	1B	SC	K1B	MCI	K1E	MCK1S	
Attribute	R/	W	R/W		R/W		R/W	
Initial value	0	0	00		0	0	00	
bit	15	14	13	12	11	10	9	8
Field				Res	erved			
Attribute					=			
Initial value					-			
bit	7	6	5	4	3	2	1	0
Field				Res	erved			
Attribute		·			-	·		
Initial value					=			

Register Function

[bit31:28] Reserved: Reserved bits

0b0000 is read from these bits.

When writing these bits, set them to 0b0000.

[bit27:26] SDO1E: MI2SDO1 Output Select bits

Selects output for MI2SDO1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS-I2S ch.1 SDO. [Initial value]
\\/riting	01	Uses MI2SDO1_0 at the output pin of MFS-I2S ch.1 SDO.
Writing	10	Uses MI2SDO1_1 at the output pin of MFS-I2S ch.1 SDO.
	11	Uses MI2SDO1_2 at the output pin of MFS-I2S ch.1 SDO.

[bit25:24] SDI1S: MI2SDI1 Input Select bits

Selects input for MI2SDI1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input of MFS-I2S ch.1 SDI. [Initial value]
\A/siting	01	Uses MI2SDI1_0 at the input pin of MFS-I2S ch.1 SDI.
Writing	10	Uses MI2SDI1_1 at the input pin of MFS-I2S ch.1 SDI.
	11	Uses MI2SDI1_2 at the input pin of MFS-I2S ch.1 SDI.



[bit23:22] WS1B: MI2SWS1 Output Select bits

Selects output for MI2SWS1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS-I2S ch.1 WS. [Initial value]
Mriting	01	Uses MI2SWS1_0 at the output pin of MFS-I2S ch.1 WS.
Writing	10	Uses MI2SWS1_1 at the output pin of MFS-I2S ch.1 WS.
	11	Uses MI2SWS1_2 at the output pin of MFS-I2S ch.1 WS.

[bit21:20] SCK1B: MI2SCK1 Output Select bits

Selects output for MI2SCK1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS-I2S ch.1 SCK. [Initial value]
\\/ritin a	01	Uses MI2SCK1_0 at the output pin of MFS-I2S ch.1 SCK.
Writing	10	Uses MI2SCK1_1 at the output pin of MFS-I2S ch.1 SCK.
	11	Uses MI2SCK1_2 at the output pin of MFS-I2S ch.1SCK.

[bit19:18] MCK1E: MI2SMCK1 Output Select bits

Selects output for MI2SMCK1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce output of MFS-I2S ch.1 MCK. [Initial value]
Miting	01	Uses MI2SMCK1_0 at the output pin of MFS-I2S ch.1 MCK.
Writing	10	Uses MI2SMCK1_1 at the output pin of MFS-I2S ch.1 MCK.
	11	Uses MI2SMCK1_2 at the output pin of MFS-I2S ch.1MCK.

[bit17:16] MCK1S: MI2SMCK1 Input Select bits

Selects input for MI2SMCK1.

bit		Description
Reading		Reads out the register value.
	00	Does not produce input of MFS-I2S ch.1 MCK. [Initial value]
\\/ritin a	01	Uses MI2SMCK1_0 at the input pin of MFS-I2S ch.1 MCK.
Writing	10	Uses MI2SMCK1_1 at the input pin of MFS-I2S ch.1 MCK.
	11	Uses MI2SMCK1_2 at the input pin of MFS-I2S ch.1 MCK.

[bit15:0] Reserved: Reserved bits

0x0000 is read from these bits.

When writing these bits, set them to 0x0000.

Note:

This register does not equip in TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE4-M4, TYPE6-M4 products.



4.41 Special Port Setting Register (SPSR)

The SPSR register sets a pin as a signal pin of special functions.

Register Configuration

bit	31	30	29	28	27	26	25	24
Field				Rese	rved			
Attribute	-							
Initial value				-				
bit	23	22	21	20	19	18	17	16
Field				Rese	rved			
Attribute				-				
Initial value				-				
bit	15	14	13	12	11	10	9	8
Field				Rese	rved			
Attribute				-				
Initial value				-				
bit	7	6	5	4	3	2	1	0
Field	Rese	rved	USB1C	USB0C	MAI	NXC	SUE	BXC
Attribute	=		R/W	R/W	R	W	R/	W
Initial value	-		0	0	0	1	0	1

Register Function

[bit31:6] Reserved: Reserved bits

0 is read from these bits.

When writing these bits, set them to 0.

[bit5] USB1C: USB (ch.1) Pin Setting Register

This bit sets a pin as a USB pin.

bit		Description			
Reading		Reads out the register value.			
Writing	0	Does not use two pins of UDM1 and UDP1 as USB pins but as digital input/output pins. [Initial value]			
	1	Uses two pins of UDM1 and UDP1 as USB pins. (An I/O cell will be in a state of input direction and input cut-off.)			

[bit4] USB0C: USB (ch.0) Pin Setting Register

This bit sets a pin as a USB pin.

bit4		Description				
Reading		Reads out the register value.				
Writing -	0	Does not use two pins of UDM0 and UDP0 as USB pins but as digital input/output pins. [Initial value]				
	1	Uses two pins of UDM0 and UDP0 as USB pins. (An I/O cell will be in a state of input direction and input cut-off.)				



[bit3:2] MAINXC: Main Clock (Oscillation) Pin Setting Register

These bits set a pin as a main clock (oscillation) pin.

bit		Description				
Readir	ng	Reads out the register value.				
	00	Does not use two pins of X0 and X1 as main clock (oscillation) pins but as digital input/output				
	00	pins.				
	01	Uses two pins of X0 and X1 as main clock (oscillation) pins. [Initial value]				
Writing		(An I/O cell will be in a state of input direction, input cut-off, and pull-up disconnection.)				
	10	Setting is prohibited.				
	44	Uses X0 pin as an external clock input pin.				
	11	Uses X1 pin as a digital input/output.				

[bit1:0] SUBXC: Sub Clock (Oscillation) Pin Setting Register

These bits exist in TYPE5-M4 products.

These bits set a pin as a sub clock (oscillation) pin.

bit		Description				
Readir	ng	Reads out the register value.				
	00	Does not use two pins of X0A and X1A as sub clock (oscillation) pins but as digital				
	00	input/output pins.				
	01	Uses two pins of X0A and X1A as sub clock (oscillation) pins. [Initial value]				
Writing		(An I/O cell will be in a state of input direction, input cut-off, and pull-up disconnection.)				
	10	Setting is prohibited.				
	11	Uses X0A pin as an external clock input pin.				
	11	Uses X1A pin as a digital input/output.				

These bits do not exist in products other than TYPE5-M4.

0b01 is read from these bits.

When writing these bits, set them to 0b01.

Notes:

- Only writing 01 to the MAINXC bit does not make a main clock start oscillation.
 To start oscillation, enable oscillation by the MOSCE bit of the System Clock Mode Control Register (SCM_CTL), which is described in the chapter Clock, after writing 01 to the MAINXC bit.
- In TYPE5-M4 products, only writing 01 to the SUBXC bit does not make a sub clock start oscillation. To start oscillation, enable oscillation by the SOSCE bit of the System Clock Mode Control Register (SCM_CTL), which is described in the chapter Clock, after writing 01 to the SUBXC bit.
 - In the products other than TYPE5-M4, for procedures of enabling the oscillation of sub-clock, see Chapter Clock.
- This register is not initialized by deep standby transition reset.



4.42 Port Pseudo Open Drain Setting Register (PZRx)

PZRx register makes I/O port Hi-Z when output is High level and sets pseudo open drain control.

List of PZR register configuration

bit

	egister configurat	1011					
	31	16	15		0	Initial value	Attribute
	Reserved			PZR0		0x0000	R/W
İ	Reserved			PZR1		0x0000	R/W
İ	Reserved			PZR2		0x0000	R/W
İ	Reserved			PZR3		0x0000	R/W
İ	Reserved			PZR4		0x0000	R/W
İ	Reserved			PZR5		0x0000	R/W
İ	Reserved			PZR6		0x0000	R/W
İ	Reserved			PZR7		0x0000	R/W
İ	Reserved			PZR8		0x0000	R/W
ĺ	Reserved			PZR9		0x0000	R/W
İ	Reserved			PZRA		0x0000	R/W
ĺ	Reserved			PZRB		0x0000	R/W
ĺ	Reserved			PZRC		0x0000	R/W
ĺ	Reserved			PZRD		0x0000	R/W
İ	Reserved			PZRE		0x0000	R/W
ĺ	Reserved			PZRF		0x0000	R/W

Details of Register Configuration

bit	31	16	15		0
Field		Reserved		PZRx	

Register Function

[bit31:16] Reserved: Reserved bits

0x0000 is read from these bits.

When writing these bits, set them to 0x0000.

[bit15:0] PZRx: Port Pseudo Open Drain Setting Register x

Sets the pseudo open drain of the pin.

	bit15:0		Description				
	Reading		Reads out the register value.				
Ī		0	Set the pin to High level when outputting digital High level by GPIO or peripheral macro.				
	Writing	1	Set the pin to Hi-Z when outputting digital High level by GPIO or peripheral macro.				
			Disconnect the pull-up resistor regardless of the PCR setting.				



Notes:

- The "x" description of PZRx is wildcard. It shows PZR0, PZR1, PZR2, and so on.
- The function of the PZR register is implemented only in some specific pins.
 Only pins described as "PZR register control is enabled" in remarks column of I/O circuit type of Data Sheet can control open drain.
- PZR register does not exist in all pins. However, even the pins that do not have PZR registers can control pseudo open drain by the setting of DDR register if they are used as GPIO.
 In such a case, after setting PFR = 0 (GPIO setting) and PDOR = 0,

When setting L output: used as DDR = 1 (output direction). When setting Hi-Z output: used as DDR = 0 (input direction).

However, in open drain by the GPIO setting, you cannot apply voltage that exceeds VCC at Hi-Z.

- The settings of P49 to P46 with this register are prohibited. The settings should be made with VBAT Port Pseud Open Drain Setting Register(VBPZR). For details on VBAT, see VBAT Domain.
- This register is not initialized by deep standby transition reset.



4.43 Port Drive capability Select Register (PDSRx)

PDSRx register selects drive capability of I/O port.

List of PZR register configuration

bit	31	16	15		0	Initial value	Attribute	Corresponded
Dit		10	13		U	i iiiliai vaiue	Allibute	port
	Reserved			PDSR0		0x0000	R/W	P0F to P00
	Reserved			PDSR1		0x0000	R/W	P1F to P10
	Reserved			PDSR2		0x0000	R/W	P2F to P20
	Reserved			PDSR3		0x0000	R/W	P3F to P30
	Reserved			PDSR4		0x0000	R/W	P4F to P40
	Reserved			PDSR5		0x0000	R/W	P5F to P50
	Reserved			PDSR6		0x0000	R/W	P6F to P60
	Reserved			PDSR7		0x0000	R/W	P7F to P70
	Reserved			PDSR8		0x0000	R/W	P8F to P80
	Reserved			PDSR9		0x0000	R/W	P9F to P90
	Reserved			PDSRA		0x0000	R/W	PAF to PA0
	Reserved			PDSRB		0x0000	R/W	PBF to PB0
	Reserved			PDSRC		0x0000	R/W	PCF to PC0
	Reserved			PDSRD		0x0000	R/W	PDF to PD0
	Reserved			PDSRE		0x0000	R/W	PEF to PE0
	Reserved	•		PDSRF		0x0000	R/W	PFF to PF0

Details of Register Configuration

bit	31		16	15		0
Field		Reserved			PDSRx	

Register Function

[bit31:16] Reserved: Reserved bits

0x0000 is read from these bits.

When writing these bits, set them to 0x0000.

[bit15:0] PDSRx: Port Drive capability Select Register x

Sets the drive capability of a pin.

bit		Description
Reading		Reads out the register value.
\A/witim a	0	Set the pin drive capability for VCC=5V.
Writing	1	Set the pin drive capability for VCC=3V.

Notes:

- The "x" description of PDSRx is wildcard. It shows PDSR0, PDSR1, PDSR2, and so on.
- The function of the PDSR register is implemented only in some specific pins.
 Only pins described as "PDSR register control is enabled" in remarks column of I/O circuit type of Data Sheet can control open drain.
- Set this register if a particular function is used.
 This register does not exist in TYPE1-M4, TYPE2-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products.
- For TYEP3-M4 products, set this register depending on power supply voltage when High-Speed SPI controller is used.
- This register is not initialized by deep standby transition reset.



5. **Usage Precautions**

This section describes precautions for using the I/O port.

■ ON/OFF of the Pull-up Resistance When SPL=1

SPL is a signal for turning a pin into Hi-Z state during standby mode.

- When SPL=0 Normal operations
- When SPL=1 Pin Hi-Z, input cut-off, pull-up disconnection However, the SPL bit cannot be used for setting external interrupts, NMIX, JTAG, or TRACE pins. For details of the SPL bit, see Chapter "Low Power Consumption Mode".

■ DTTIX Input

DTTI input is an input signal for switching the dual-purpose motor control PWM output (RTO) setting output pin to its other GPIO pin setting to address a motor stop demand in an emergency. To use this function, enable switching by EPFR.

■ Procedures for Switching Pin Functions

When switching the outputs for peripheral functions using the EPFR register, to prevent pin uncertain output (Hi-Z), switch settings according to the procedures similar to the switching example shown in the following Figure 5-1.

Figure 5-1 Procedures for Switching Pin Functions -1. Set to GPIO output direction (DDR=1) -2. Set GPIO output value using PDOR (inactive output value for peripheral function A) 3. Stop the output of peripheral function A 4. Switch pin functions to GPIO (PFR=0) 5. Change pin function selection from A to B3. 6. Set GPIO output value using PDOR (Inactive output value of peripheral function B) 7. Switch pin functions to peripheral (PFR=1) 8. Start the output of peripheral function B **DDR Register Value** Dontcare PDOR Register Value Dontcare PFR Register Value Select Peripheral Macro B **EPFR Register Value** Select Peripheral Macro A Pin Output Level Pin Output Contents In order to avoid pin output uncertainty (Hiz) while switching EPFR settings, switch EPFR pin settings after changing to GPIO setting (PFR=0).

Reserved bit

This bit is read out as 0 except for that of ADE register. When writing, always write 0. The ADE reserved bit is read out as 1. When writing, always write 1.

■ Connecting External Bus Pin and SRAM

When accessing SRAM via external bus, either perform pull-up setting for the pin or connect it to external pull-up pin.

■ Multi-function Serial Pin Group



When there are some multi-function serial inputs/outputs, set each input/output to the port of the same group. "The port of the same group" means that relocate function numbers attached to the pin name are the same, just like xxx_0 or yyy_1.

Table 5-1 shows an example setting.

Table 5-1 Multi-function Serial Interface Example Setting

Serial Data Output	Serial Clock Input/Output	Serial Data Input	Effective Port
	Pin SCK1_0	Pin SIN1_0 (Port 0)	Port 0
Pin SOT1_0	(Port 0)	Pin SIN1_1 (Port 1)	
(Port 0)	Pin SCK1_1	Pin SIN1_0 (Port 0)	
	(Port 1)	Pin SIN1_1 (Port 1)	Catting is prohibited
	Pin SCK1_0	Pin SIN1_0 (Port 0)	Setting is prohibited.
Pin SOT1_1	(Port 0)	Pin SIN1_1 (Port 1)	
(Port 1)	Pin SCK1_1	Pin SIN1 (Port 0)	
	(Port 1)	Pin SIN1_1 (Port 1)	Port 1

■ Peripheral Function Output

As output pins for peripheral functions are uniquely determined by EPFR settings, Output for peripheral functions cannot be assigned to separate pins.

(Disabled example) Assign multifunction serial output SOT1 0 and SOT1 1 to the same output.

■ Pin Settings and Operation Mode

For JTAG settings, see Chapter "Debug Interface".

For state of each pin during standby mode or reset, see Data Sheet of the product used.

■ Product Specifications and Peripheral Function Pin Assignment

Functions which are assigned to pins (GPO, peripheral I/O and special I/O) vary in different products. Please see the pin function table of Data Sheet to confirm the pin function of each product. Do not select a function for a pin which is not available in your product by using the EPFR register setting.

■ When MDI pin is used as GPIO

To use MD1 pin, the following settings are required.

Input: By reading PDIR, the value is read.

Output: Only L output is available because I/O of MD1 pin is Nch open drain pin.

PFR=0 (Used as GPIO.) DDR=1(Used as output) PDOR=0 (Output data is 0.)

SPL=0 (GPIO status is retained in STOP mode.)

■ External Interrupt Pin Settings in Standby Mode

When the mode is transferred to the Standby mode under the setting of SPL=1, set PFR=1 and select peripheral functions to enable the external interrupt assignment pin for returning.

If the setting of a pin used for external interrupt is remained PFR=0, unintended operation occurs.

■ Effective Range of Deep Standby Transfer Reset

For the effective range of deep standby transfer reset, see Table 5-2.

Table 5-2 Effective Range of Deep Standby Transfer Reset

Registers initialized by Deep Standby Transfer Reset	Registers not initialized by Deep Standby Transfer	
Registers initialized by Deep Standby Transfer Reset	Reset	
	PFR0[4:0]	
	PCRx	
	DDRx	
	PDIRx	
PFRx except PFR0[4:0]	PDORx	
	ADE	
	EPFRx	
	SPSR	
	PZRx	

CHAPTER 13: CRC (Cyclic Redundancy Check)



This chapter explains the CRC functions.

- 1. Overview of CRC
- 2. CRC Operations
- 3. CRC Registers



1. Overview of CRC

The CRC (Cyclic Redundancy Check) is an error detection system. The CRC code is a remainder after an input data string is divided by the pre-defined generator polynomial, assuming the input data string is a high order polynomial. Ordinarily, a data string is suffixed by a CRC code when being sent, and the received data is divided by a generator polynomial as described above. If the received data is dividable, it is judged that the data is correctly received.

CRC functions


This module enables the calculation in both CCITT CRC16 and IEEE-802.3 CRC32. In this module, the generator polynomial is fixed to the numeric values for those two modes; therefore, the CRC value based on other generator polynomials cannot be calculated.

- CCITT CRC16 generator polynomial: 0x1021
- IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7

CRC Block Diagram

Figure 1-1 shows the CRC block diagram.

Figure 1-1 CRC Block Diagram



- CRCCR (CRC Control Register)
 - Used to control CRC calculation.
- CRCINIT (CRC Initial Value Register)
 - Used to specify the initial values for CRC calculation.
- CRCIN (Input Data Register)
 - Used to set input data for CRC calculation.
- CRCR (CRC Register)
 - Used to output the CRC calculation result.
- CRC Calculation
 - A circuit to perform CRC calculation.



2. CRC Operations

This section provides an overview of CRC operations.

CRC Definition

■ CCITT CRC16 Standard

Generator polynomial 0x1021 (CRCCR:CRC32=0)
Initial value 0xFFF
Final XOR value 0x0000 (CRCCR:FXOR=0)
bit order MSB First (CRCCR:LSBFST=0)
Output bit order MSB First (CRCCR:CRCLSF=0)

(The input-output byte order can be specified arbitrarily.)

■ IEEE-802.3 CRC32 Ethernet Standard

Generator polynomial 0x04C11DB7 (CRCCR:CRC32=1)
Initial value 0xFFFFFFF
Final XOR value 0xFFFFFFF (CRCCR:FXOR=1)
bit order LSB First (CRCCR:LSBFST=1)
Output bit order LSB First (CRCCR:CRCLSF=1)
(The input-output byte order can be specified arbitrarily.)

Reset Operations

When resetting, the Initial Value Register (CRCINIT) and CRC Register (CRCR) are set to 0xFFFFFFF. Other registers are cleared to "0".

Initialization

Initializing with the initialization bit (CRCCR:INIT) loads the value of the Initial Value Register to the CRC Register (CRCR).

Processing Byte and Bit Orders

The following shows how to process byte and bit orders, using examples.

Input the following one word to the CRC computing unit.

133.82.171.1 = 10000101 01010010 10101011 00000001

If the byte order is set to big endian (CRCCR:LTLEND=0), the sending sequence in bytes is configured as shown below.

10000101 01010010 10101011 00000001 (1st) (2nd) (3rd) (4th)

If the bit order is set to Little endian (CRCCR:LSBFST=1), the sending sequence in bits is configured as shown below.

10100001 01001010 11010101 10000000 (Head) (End)

Note:

 At CRCCR:CRCLTE=1, the CRC result is rearranged in bytes with the 32-bit width in both CRC16 and CRC32.

In particular, in CRC16 mode, note that data is output to bit 31 to bit 16.



2.1 CRC Calculation Sequence

Figure 2-1 shows the CRC calculation sequence. In this section, it is assumed that the Initial Value Register (CRCINIT) setting, CRC16 or CRC32 mode selection (CRCCR:CRC32), and byte- or bit-order setting (CRCCR:LTLEND, CRCCR:LSBFST) have already been configured.

If the initial value can be set to 0xFFFFFFFF, the Initial Value Register (CRCINIT) setting can be omitted.




Figure 2-1 CRC Calculation Sequence

- To perform initialization, write 1 to the initial value bit (CRCCR.INIT). The value of the Initial Value Register (CRCINT) is loaded to the CRC Register (CRCR).
- To write input data, write to the Input Data Register (CRCIN). This then starts CRC calculation. If
 necessary, input data can be written continuously. Furthermore, different bit widths can be used in a
 sequence to write input data.
- To obtain a CRC code, read the CRC Register (CRCR).




2.2 **CRC Use Examples**

Figure 2-2 to Figure 2-5 show CRC use examples.

Use Example 1 CRC16, Byte Input Fixed

Figure 2-2 Use Example 1 (CRC16, Byte Input Fixed, Core Byte Order : Big Endian)



- The byte and half-word writing positions are arbitrary. In this example, data is written continuously
- Table 2-1 shows the CPU, CRC result byte order, CRCR (CRC Register) output position, and read address in CRC16 mode.


Table 2-1 CPU, CRC Result Byte Order, and CRCR Read Address

Core Byte Order	CRC Result Byte Order	Output Position to CRCR	CRCR H_READ Address
Big endian	Big endian	bit 15 to bit 0	CRCR +2
Big endian	Little endian	bit 31 to bit 16	CRCR +0
Little endian	Big endian	bit 15 to bit 0	CRCR +0
Little endian	Little endian	bit 31 to bit 16	CRCR +2



Use Example 2 CRC16, Different Input Bit Widths Mixed

Figure 2-3 Use Example 2 (CRC16, Different Input Bit Widths Mixed, Core Byte Order: Big Endian)




 If the byte or bit order setting is correct and the bit input sequence to the CRC computing unit is the same, the writing width can be specified arbitrarily.

For example, if a 1-, 2-, or 3-byte fraction is finally obtained in the word-base writing mode, both byte and half-word writings may be enabled.



Use Example 3 CRC32, Byte Order: Big Endian

Figure 2-4 Use Example 3 (CRC32, Byte Order: Big Endian)




 In CRC32 (IEEE-802.3) mode, the bit order is set to LSB First. This CRC computing unit supports both the big endian and little endian as the byte order. Figure 2-4 shows an example for big endian.



Use Example 4 CRC32, Byte Order: Little Endian

Figure 2-5 Use Example 4 (CRC32, Byte Order: Little Endian)



- In CRC32 (IEEE-802.3) mode, the bit order is set to LSB First. This CRC computing unit supports both the big endian and little endian as the byte order. Figure 2-5 shows an example for little endian.
- If bit inversion is not required for the CRC result, perform either one of the following processes to release the bit inversion for the current result.
- Before calculation, Initialize with CRCCR=0x3F (CRCCR:FXOR=0, CRCCR:INIT=1).
- After data was input, set the CRCCR=0x3E (CRCCR:FXOR=0, CRCCR:INIT=0).



3. CRC Registers

This section provides a list of CRC registers.

CRC Registers

Table 3-1 CRC Register List

Abbreviation	Register Name	Reference
CRCCR	CRC Control Register	3.1
CRCINIT	Initial Value Register	3.2
CRCIN	Input Data Register	3.3
CRCR	CRC Register	3.4



3.1 CRC Control Register (CRCCR)

The CRC Control Register (CRCCR) is used to control CRC calculation.

bit	7	6	5	4	3	2	1	0
Field	Reserved	FXOR	CRCLSF	CRCLTE	LSBFST	LTLEND	CRC32	INIT
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

[bit7] Reserved: Reserved bit

The read value is "0".

Be sure to write "0" to this bit.

[bit6] FXOR: Final XOR control bit

This bit is used to output the CRC result as the XOR value or XOR.

The XOR value is set to 0xFFFFFFF. The CRC result value is inverted at FXOR="1".

This processing is performed in the latter part of the CRC Register(CRCR) processing. The CRC result is therefore reflected on the read value immediately after this bit was set.

bit	Description
0	None
1	Yes

[bit5] CRCLSF: CRC result bit-order setting bit

This is a bit-order setting bit for CRC result.

This bit is used to rearrange bits within each byte. Set "0" to specify MSB First and set "1" to specify LSB First

This processing is performed in the latter part of the CRC Register(CRCR) processing. The CRC result is therefore reflected on the read value immediately after this bit was set.

bit	Description
0	MSB First
1	LSB First

[bit4] CRCLTE: CRC result byte-order setting bit

This is a byte-order setting bit for CRC result.

This bit is used to rearrange the byte order in each word. Set "0" to specify big endian and set "1" to specify little endian.

This processing is performed in the latter part of the CRC Register(CRCR) processing. The CRC result is therefore reflected on the read value immediately after this bit was set.

If this bit is set to "1" in CRC16 mode, data is output to the D[31:16] of CRC Register(CRCR).

bit	Description	
0	Big endian	
1	Little endian	



[bit3] LSBFST: bit-order setting bit

This is a bit-order setting bit.

This bit is used to specify the head bit of a byte (8 bits). Set "0" to specify MSB First and set "1" to specify LSB First.

Four types of processing orders can be specified when this bit is combined with the LTLEND bit setting.

bit	Description
0	MSB First
1	LSB First

[bit2] LTLEND: Byte-order setting bit

This is a byte-order setting bit.

This bit is used to specify the byte order with the write width. Set "0" to specify big endian and set "1" to specify little endian.

bit	Description	
0	Big endian	
1	Little endian	

[bit1] CRC32: CRC mode selection bit

This bit is used to select the CRC16 or CRC32 mode.

bit	Description
0	CRC16
1	CRC32

[bit0] INIT: Initialization bit

This is an initialization bit. Writing "1" to this bit initializes data. This bit does not have a value, and always returns "0" at reading.

At initialization, the value of the Initial Value Register(CRCINIT) is loaded to the CRC Register(CRCR). Initialization must be performed once at the start of CRC calculation.

bit	Description		
DIL	Write	Read	
0	No operation	Alwaya raada "O"	
1	Initialization	Always reads "0".	



3.2 Initial Value Register (CRCINIT)

The Initial Value Register (CRCINIT) is used to save the initial values for CRC calculation.



[bit31:0] D[31:0] : Initial value bits

These bits are used to save the initial values for CRC calculation.

Write the initial values for CRC calculation to this register.

(0xFFFFFFF at resetting)

In CRC16 mode, D15 to D0 are used while D31 to D16 are ignored.



3.3 Input Data Register (CRCIN)

The Input Data Register (CRCIN) is used to set input data for CRC calculation.



[bit31:0] D[31:0] : Input data bits

These bits are used to set input data for CRC calculation.

Write input data for CRC calculation to this register. There are three types of bit widths: 8-bit, 16-bit, and 32-bit (byte, half word, word), which can be specified together.

The byte and half-word writing positions are arbitrary. The available address positions are as follows.

Byte writing : +0, +1, +2, +3

Half-word writing : +0, +2



3.4 CRC Register (CRCR)

The CRC Register (CRCR) is used to output the CRC calculation result. This register must be initialized before start calculating.



[bit31:0] D[31:0] : CRC bits

These bits are used to read the CRC calculation result. If "1" is written to the initialization bit (CRCCR:INIT), the value of the Initial Value Register (CRCINIT) is loaded to this register.

If input data for CRC calculation is written to the Input Data Register (CRCIN), the CRC calculation result is set to this register after one machine clock cycle has elapsed. When all input data writing has been completed, this register holds the final CRC code.

In CRC16 mode, when the byte order is set to big endian (CRCLTE=0), the result is output to D15 to D0. When the byte order is set to little endian (CRCLTE=1), the result is output to D31 to D16.

CHAPTER 14: External Bus Interface



This chapter explains the functions and operations of the external bus interface.

- 1. Overview of External Bus Interface
- 2. Block Diagram
- 3. Operations
- 4. Connection Examples
- 5. Setup Procedure Example
- 6. Registers
- 7. Usage Precautions



1. Overview of External Bus Interface

This section explains an overview of the external bus interface.

The external bus interface allows connections with SRAM/Flash memory/SDRAM outside of the device.

External Bus Interface Features

The features of the external bus interface across the products are as follows:

- Supports connections with 8-bit/16-bit wide SRAM/NOR Flash memories/NAND Flash memories.
 Normal SRAM accesses are used for accessing the NOR Flash memories but special pins are available for accessing the NAND Flash memories.
- Up to 8 chip select signals are available. One chip select signal is provided to SDRAM exclusively.
 Address and access timing parameters can be separately set for each chip select signal.
- Up to 25 bits address can be output.
- Supports NOR Flash memory page read.
- Byte lane is fixed to little endian.
- When the access width from CPU and the external bus width are different, the bus size will automatically be converted.
- Separate mode and multiplex mode are supported for bus accesses. The page read of NOR flash memory, NAND flash memory, and SDRAM do not support multiplex mode.
- The access timing parameter of ALE signal is added to support the multiplex mode. In addition, more detailed parameter settings, such as CS assert timing, are possible.
- Clock output feature allows synchronous accesses with target devices.
- Supports external RDY feature.
- Supports SDRAM power down mode.
- It will operate with a division clock output of the base clock (HCLK).
- When MCLKOUT and MSDCLK are to be output from this LSI, it is necessary to configure a division ratio that satisfies the output standard described on the data sheet.

- The bit width to be connected to SARAM, Flash memory, and SDRAM differs depending on products. For details, see "Data Sheet" of the product used. The further description explains 16-bit width mode.
- For the output standard of the clock signal for synchronous access, refer to External Bus Timing
 External Bus Clock Output Standard for the AC timing on Data Sheet of the product to be used.



Access Timing and AC Specifications

■ Asynchronous Accesses

The external bus interface performs read data latching to the timing of the output enable (MOEX) signal in reading data. Make the target device to perform the write data latching to the timing of the write enable (MWEX) signal in writing data. An example of the asynchronous access is shown in Figure 1-1.




Figure 1-1 Asynchronous Access

■ Synchronous Accesses

The external bus interface performs read data latching synchronized with the clock output in reading data. Make the target device to perform the write data latching synchronized with the clock output in writing data. An example of the synchronous access is shown in Figure 1-2.




Figure 1-2 Synchronous Access

Note:


- See Data Sheet of the product used for details of the AC specifications.



2. Block Diagram

This section explains the block diagram of the external bus interface.

Figure 2-1 External Bus Interface Block Diagram



■ Register Block

Registers which set the features of this interface. These are connected with the APB bus.

■ Control Block

This block controls the operations of this interface. This block is connected with the AHB bus.

■ External Bus Interface

This interface connects the function block and the external memory bus.






Figure 2-2 External Bus Interface Block Diagram (Clock System Overview Diagram)

- HCLK indicates a master clock. For the details, see the chapter Clock.
- To output external bus interface operation clock, a clock output setting is required in GPIO. For the details of the setting, see the chapter I/O Port.
- To output a clock for SRAM/flash memory (MCLKOUT), make sure to set DCLKR:MCLKON = 1 and execute frequency division setting. At this time, a frequency between 1/1 and 1/16 can be set.
- To output a clock for SDRAM(MSDCLK), make sure to set SDMODE:MSDCLKOFF=0. The frequency-division configuration of MCLKOUT and MSDCLK are common (DCLKR:MDIV). The external bus interface circuit is operable with a frequency that is equal to or less than a division clock output of 1/2 of the maximum frequency of the base clock (HCLK). When MCLKOUT and MSDCLK are to be output from this LSI, it is necessary to configure a division ratio that satisfies the output standard described on the data sheet.
- To output the external bus interface operation clock, set the clock output with GPIO. For details on the settings, see Chapter I/O Port.



■ Pin List

The pin list of the external bus interface is shown in Table 2-1.

Table 2-1 Pin List of External Bus Interface

Pin Name	Function
MAD[24:0]	Address output pins
MADATA[31:0]	Data input/output pins
WADATA[31.0]	(These pins will be changed to input/output pins for address/data in multiplex mode.)
MCSX[7:0]	Chip select pins for SRAM and flash memory
MDQM[3:0]	Byte mask signal output pins
MALE	Address latch enable output pin
IVIALE	(Multiplex mode only)
MOEX	Output enable output pin
MWEX	Write enable output pin
MRDY	RDY signal input pin
MCLKOUT	Clock output pin
MNALE	Address latch enable output pin for NAND Flash memories
MNCLE	Command latch enable output pin for NAND Flash memories
MNREX	Read enable output pin for NAND Flash memories
MNWEX	Write enable output pin for NAND Flash memories
MCSX[8]	Chip select pin for SDRAM
MRASX	Low address strobe output pin for SDRAM
MCASX	Column address strobe output pin for SDRAM
MSDWEX	Write enable output pin for SDRAM
MSDCKE	Clock enable output pin for SDRAM
MSDCLK	Clock output pin for SDRAM

Note:

 Placement of the external bus interface pins depends on the product type. See the data sheets of products used for the details.



3. Operations

The section explains the operations of the external bus interface.

- 3.1. Bus Access Mode
- 3.2. SRAM and NOR Flash Memories Access
- 3.3. NAND Flash Memory Access
- 3.4. Issue of an 8-bit NAND Flash Memory Read/write Command
- 3.5. 8-bit NAND Flash Memory Status Read
- 3.6. 8-bit NAND Flash Memory Data Write
- 3.7. Automatic Wait Setup
- 3.8. External RDY
- 3.9. SDRAM Access
- 3.10. Interrupt Function
- 3.11. Access Mode
- 3.12. SDRAM Buffer Read (TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products)



3.1 Bus Access Mode

The following explains bus access mode.

Access Method

The external bus interface allows selecting separate mode or multiplex mode with the register.

■ Separate Mode

This mode outputs the address to the MAD[24:0] pins and inputs/outputs the data to the MADATA[31:0] pins.

As the address pins and data pins are separated each other, connecting directly with the normal SRAM and high speed accesses can be achieved. An example of waveform in separate mode is shown in Figure 3-1.




Figure 3-1 Example of Waveform in Separate Mode



■ Multiplex Mode

This mode inputs/outputs the address/data to MADATA[15:0] pins in a time division manner. As the part of address pins and data pins are shared, fewer pins are used for accessing the external memories. An example of waveform in multiplex mode is shown in Figure 3-2.




Figure 3-2 Example of Waveform in Multiplex Mode

Summary of selected bus access mode and their pin functions is shown in Table 3-1.

32-bit 32-bit 16-bit 16-bit 8-bit 8-bit Pin Separate Multiplex Separate Multiplex Separate Multiplex MAD[24:16] Address [24:16] (Address [24:16]) Address [24:16] Address [24:16] Address [24:16] Address [24:16] MAD[15:8] Address [15:8] (Address [15:8]) Address [15:8] (Address [15:8]) Address [15:8] (Address [15:8]) MAD[7:0] Address [7:0] (Address [7:0]) Address [7:0] (Address [7:0]) Address [7:0] (Address [7:0]) MADATA[31:25] Data [31:25] Data [31:25] Output none Output none Output none Output none Address [24:16] MADATA[24:16] Data [24:16] Data [25:16] Output none Output none Output none Output none Multiplex Address [15:8] Address [15:8] Data [15:8] Data [15:8] (Address [15:8]) MADATA[15:8] Data [15:8] Data [15:8] No output Multiplex Multiplex Address [7:0] Address [7:0] Address [7:0] MADATA[7:0] Data [7:0] Data [7:0] Data [7:0] Data [7:0] Data [7:0] Data [7:0] Multiplex Multiplex Multiplex

Table 3-1 Bus Access Mode and Pin Function

- Address output from MAD pins in multiplex mode is available depending on the GPIO setups.
- Placement of the external bus interface pins depends on the product type. See the data sheets of products used for the details.



Bus Access Modes and Functions Setups

Bus access modes and the functions setups are shown in Table 3-2.

Table 3-2 Bus Access Modes and Functions Setups (Products other than TYPE0)

Bus Access Mode	Clock output	External RDY	Page read	NAND Flash	Clock division
Separate bus mode	0	0	0 0		0
Multiplex mode	0	0	Not allowed Not allowed		0

Bus Access Mode	SDRAM		
Separate bus mode	0		
Multiplex mode	Not allowed		

Do not make a setup which uses page read and NAND Flash mode at the same time.

Do not make a setup which uses page read and external RDY at the same time.

Do not make a setup which uses NAND Flash mode and external RDY at the same time.

Do not output the clock in NAND Flash mode.

Note:

 Number and functions of external bus interface pins used depend on the product used. See the data sheets of products used for the details.



Bus Size Conversion and Continuous Access

If an access with an externals bus width narrower than the CPU access width is made, the access will be divided and converted into continuous accesses which continuously change the address only with holding MCSX="L". For example, when a 32-bit read access is made from the internal bus to the 8-bit bus width, the address will be changed as $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$ with holding MCSX="L" and the data will be output continuously from the MADATA [7:0] with the transfer timing.

The word read access waveform to the 8-bit width SRAM is shown in Figure 3-3.

The continuous word write/read access waveform to the 16-bit width SRAM is shown in Figure 3-4.





Figure 3-3 Waveform of Word Read Access to 8-bit Width SRAM





Note:

The idle cycle in continuous access will be inserted only after the access to the last address.



Table 3-3 shows the mapping between the CPU access width and the external bus width.

Table 3-3 CPU Access Width and External Bus Width Mapping

Evternel	Access from CPU		Access to External Bus					
External Bus Width	Access Type	Address	Access Order	Output Value	Valid Data at	Output Value		
Dus Widili	Access Type	Address	Access Order	from MAD[1:0]	MADATA[31:0]	from MDQM[3:0]		
		0	No division	0b00		0b1110		
	Byte (8bits)	1	No division	0b01	MADATA[7:0]	0b1110		
	byte (obits)	2	No division	0b10	MADATA[7.0]	0b1110		
		3	No division	0b11		0b1110		
	Half-word	0	1/2 access	0b00		0b1110		
8-bit	(16bits)		2/2 access	0b01	MADATA[7.0]	0b1110		
0-011	Half-word	2	1/2 access	0b10	MADATA[7:0]	0b1110		
	(16bits)	2	2/2 access	0b11		0b1110		
		0	1/4 access	0b00	MADATA[7:0]	0b1110		
	Word (32bits)	1	2/4 access	0b01	MADATA[7:0]	0b1110		
		2	3/4 access	0b10	MADATA[7:0]	0b1110		
		3	4/4 access	0b11	MADATA[7:0]	0b1110		
Byte (8		0	No division	0b00	MADATA[7:0]	0b1110		
	Byte (8bits)	1	No division	0b00	MADATA[15:8]	0b1101		
		2	No division	0b10	MADATA[7:0]	0b1110		
16-bit		3	No division	0b10	MADATA[15:8]	0b1101		
10-011	Half-word	0	No division	0b00	MADATA[15:0]	0b1100		
	(16bits)	2	No division	0b10	MADATA[15:0]	0b1100		
	Mord (20hita)	0	1/2 access	0b00	MADATA[15:0]	0b1100		
	Word (32bits)	0	2/2 access	0b10	MADATA[15:0]	0b1100		
		0	No division	0b00	MADATA[7:0]	0b1110		
	Byte (8bits)	1	No division	0b00	MADATA[15:8]	0b1101		
		2	No division	0b00	MADATA[24:16]	0b1011		
32-bit		3	No division	No division 0b00 MADATA[31::		0b0111		
	Half-word	0	No division	0b00	MADATA[15:0]	0b1100		
	(16bits)	2	No division	0b00	MADATA[31:16]	0b0011		
	Word (32bits)	0	No division	No division 0b00		0b0000		

HADDR: AHB address input

As for a target with 8-bit width, the input/output data will be determined with the values of HADDR[1:0]. As for a target with 16-bit width, the HADDR[1] is only used for data assignment.

- General purpose ports or shared function can be selected per bit for the MAD pins and MADATA pins. See Chapter I/O Port for the detail of the setups.
- Placement of the external bus interface pins depends on the product type. See the data sheets of products used for the details.



3.2 SRAM and NOR Flash Memories Access

The following explains SRAM and NOR Flash memories access.

Memory Access

The target device for the SRAM and NOR Flash memories access will be determined with the MCSX [7:0]/address outputs. After that, outputting MOEX/MWEX will make a read/write to the target device.

Pins Used

SRAM and NOR Flash memory accesses require the pins shown in Table 3-4.

Table 3-4 External Interface Pins used for SRAM and NOR Flash Memories

Pin Name	Function
MAD[24:0]	Address output pins
MADATA[31:0]	Data input/output pins
MADATA[31.0]	(These pins will be changed to input/output pins for address/data in multiplex mode.)
MCSX[7:0]	Chip select pins
MDQM[3:0]	Byte mask signal output pins
MALE	Address latch enable output pin
IVIALE	(Multiplex mode only)
MOEX	Output enable output pin
MWEX	Write enable output pin
MRDY	RDY signal input pin
MCLKOUT	Clock output pin

- Not all of the pins shown in Table 3-3 will be used depending on the setups or target devices (SRAM, or NOR Flash memory).
- Number and functions of external bus interface pins used depend on the product used. See the data sheet of the products used for the details.



Page Read for 16-bit NOR Flash Memories

The page read operation is available for NOR Flash memories by setting PAGE bit which is the fifth bit of the mode register (MODE0 to MODE7) to 1.

The page read will continue read cycle while in reading operation to the boundary of the 16 bytes with MOEX=L retained. The waveform of 16-bit NOR Flash memory page read is shown in Figure 3-5.

The address is retained within the first cycle for specified cycles (First read address cycle). The accesses after the first cycle will be made with the number of cycles specified by the RACC.




Figure 3-5 Waveform of 16-bit NOR Flash Memory Page Read

- MOEX will be asserted at the same timing of MCSX.
- The first read address cycle is a FRADC cycle set with the TIM register.

- Page read is not available in multiplex mode.
- Page read is not available in NAND Flash memory mode.



3.3 NAND Flash Memory Access

The following explains NAND Flash memory access.

Memory Access Methods

Accesses to the NAND Flash memories will be converted as shown below, based on the base address for the area set to NAND mode.

A write access to +0x2000 is converted into the issue of an address for the NAND Flash memory (MNALE is asserted).

A write access to +0x1000 is converted into the issue of a command for the NAND Flash memory (MNCLE is asserted).

A write/read access to +0x0000 will be converted to a data access to the NAND Flash memories (MNALE and MNCLE will not be asserted).

In this case, all the access timing setups is the same as the setups used by SRAM accesses.

MNCLE will be output at the same timing of address output for accessing.

MNALE will be held asserted until a write access to +0x3000 or a write access other than an address issuance (data or command) is made after the address is issued. This is because NAND Flash memories cannot de-assert the MNALE between multiple write accesses for issuing addresses. An access to +0x3000 will de-assert the MNALE only, not perform an access. Figure 3-6 shows the process of NAND Flash memory access. (For details about the commands, see the specification of NAND Flash memory connected to this family)

Pins Used

NAND Flash memory accesses require the pins shown in Table 3-5.

Pin Name	Function
MADATA[24.0]	Data input/output pins (The names of the data input/output pins are "MDATA[15:0]"
MADATA[31:0]	for the TYPE0 products.)
MCSX[7:0]	Chip select pins
MNALE	Address latch enable output pin for NAND Flash memories
MNCLE	Command latch enable output pin for NAND Flash memories
MNREX	Read enable output pin for NAND Flash memories
MNWEX	Write enable output pin for NAND Flash memories

Table 3-5 External Interface Pins for NAND Flash Memories


- Not all of the pins shown in Table 3-5 will be used depending on the setups or target devices (NAND Flash memory).
- Number and functions of external bus interface pins used depend on the product used. See the data sheets of products used for the details.
- Multiplex mode is not available for NAND Flash memory accesses.



3.3.1 Read Access to NAND Flash Memory

Figure 3-6 shows the flowchart of read access to NAND Flash memory.

Figure 3-6 Flowchart of Read Access to NAND Flash Memory






3.3.2 Write (Auto Program) Access

Figure 3-7 shows the flowchart of the write (auto program) access.

Figure 3-7 Write (Auto Program) Access Flowchart





3.3.3 Auto Block Erase Access

Figure 3-8 shows the flowchart of the auto block erase access.

Turn NAND mode ON ← The corresponding chip select signal is fixed to "L". Issue an auto block erase setting command ← MNCLE is asserted/de-asserted. $0x60 \rightarrow (Base+0x1000)$ ← MNALE is asserted. Issue an address → (Base+0x2000) Issue an erase start command ← MNALE is de-asserted. $0xd0 \rightarrow (Base+0x1000)$ Issue a status read command $0x70 \rightarrow (Base+0x1000)$ ← Accesses to other devices (SRAM) are available during Status read ← (Base+0x0000) this period (a few µs) No Status = OK? Yes End auto block erase

Figure 3-8 Auto Block Erase Access

As shown in the above flowchart, access to another memory device is possible even in the stage where the process of accessing NAND Flash memory has not finished. Because reading or writing data can be substituted by DMA, the processor can access the NAND Flash memory with minimum operations.



3.4 Issue of an 8-bit NAND Flash Memory Read/write Command

Figure 3-9 shows waveforms of the issue of an 8-bit NAND Flash memory read/write command (byte access).




Figure 3-9 Waveforms of the Issue of an 8-bit NAND Flash Memory Read/write Command



3.5 8-bit NAND Flash Memory Status Read

Figure 3-10 shows waveforms of an 8-bit NAND Flash memory status read (byte access).




Figure 3-10 Waveforms of an 8-bit NAND Flash Memory Status Read



3.6 8-bit NAND Flash Memory Data Write

Figure 3-11 shows waveforms of an 8-bit NAND Flash memory data write.




Figure 3-11 8-bit NAND Flash Memory Data Write



3.7 Automatic Wait Setup

The following explains the automatic wait function.

The automatic wait function sets an automatic wait time per MCSX area for external accesses with the register setups. The parameters to which the automatic wait can be set are shown in Table 3-6 and Table 3-7. Figure 3-12 through Figure 3-16 show specific examples where the automatic wait is assigned.

Table 3-6 Automatic Wait Setup List

Available Point	Register Name	Available Cycle	Remarks
Number of cycles from access start to	ATIMn:ALES	0 to 15 cycles	Multiplex mode only
ALE output and address output start	ATTIVITI.ALES	(ALES) Cycle	Multiplex mode only
ALE autout width	ATIMn:ALEW	1 to 16 cycles	Multiplay made only
ALE output width	AT IIVIN.ALEVV	(ALEW+1) Cycle	Multiplex mode only
Period from access start to address	ATIMn:ALC	1 to 16 cycles	Multiplay made only
output end	AT IIVIN:ALC	(ALC+1) Cycle	Multiplex mode only
Number of cycles until the MOEX↓ after	TIMn:RADC	0 to 15 cycles	
ALC period is ended	TIMIN.RADC	(RADC) Cycle	
CC offective period in read evals	TIMn:RACC	1 to 16 cycles	
CS effective period in read cycle	TIMIN.RACC	(RACC+1) Cycle	
Number of idle evolve ofter road	TIMn:RIDLC	1 to 16 cycles	
Number of idle cycles after read	TIME.RIDLC	(RIDLC+1) Cycle	
Number of first read address waiting		0 to 15 cycles	Only PAGE=1 and MOEXEUP=0
cycles at page read access	TIMn:FRADC	0 to 15 cycles	Only PAGE=1 and MOEXEUP=0
Number of cycles while MOEX is low	TIMILERADO	1 to 16 cycles	Only PAGE=0 and MOEXEUP=1
Number of cycles write MOEX is low		(FRADC+1) Cycle	Only FAGE=0 and MOEXEUF=1
Number of cycles until the MWEX↓	TIMn:WADC	1 to 15 cycles	
after ALC period is ended	TIMIT.WADC	(WADC+1) Cycle	
Number of cycles while MWEX is low	TIMn:WWEC	1 to 15 cycles	
Number of cycles write MWEX is low	THVIII.VV VV EC	(WWEC+1) Cycle	
CS effective period in write cycle	TIMn:WACC	3 to 16 cycles	
Co effective period in write cycle	THVIII.VVACC	(WACC+1) Cycle	
Number of idle cycles after write	TIMn:WIDLC	1 to 16 cycles	
ivanibei of fule cycles after write	THVIII.VVIDEC	(WIDLC+1) Cycle	

^{*:} Number of cycles is counted based on MCLKOUT.



Table 3-7 Automatic Wait Setup List (SDRAM)

Available Point	Register Name	Available Cycle	
Number of CAS latency cycles	SDTIM:CL	1 to 3 cycles	
Number of CAS laterity tycles	3DTIW.CL	(CL+1) Cycle	
Number of latency cycles between	SDTIM:TRC	1 to 8 cycles	
RASs	3DTIW.TKC	(TRC+1) Cycle	
Number of evelop in propherge period	SDTIM:TRP	1 to 4 cycles	
Number of cycles in precharge period	SDTIWLTRP	(TRP+1) Cycles	
Number of latency cycles between RAS	SDTRM:TRCD	1 to 2 cycles	
and CAS	SDTRIVI.TRCD	(TRCD+1) Cycles	
Number of cycles in minimum active	SDTIM:TRAS	1 to 8 cycles	
period of Row	ODTIWI.TIVAO	(TRAS+1) Cycle	
Number of latency cycles of the	SDTIM:TREFC	1 to 8 cycles	
command succeeding to refresh	OD TIWI. TIVET O	(TREF+1) Cycles	
Number of latency cycles from write to	SDTIM:TDPL	1 to 4 cycles	
precharge	05 mm. 151 L	(TDPL+1) Cycles	

^{*:} Number of cycles is counted based on MSDCLK.



Figure 3-12 Chart Description for Automatic Wait Assignment (Separate Mode) 10 MCLK (MCLKOUT) **MCSX** WIDLC=0 RACC=3 WACC=4 MOEX RADC=2 MDQM[0] RIDLC=0 WADC=2 WWEC=0 **MWEX** MAD[24:16] Address Address MAD[15:0] Address Address MADATA[15:0] Write access cycle Read access cycle

Figure 3-13 Chart Description for Automatic Wait Assignment (Multiplex Mode)





Figure 3-14 Chart Description for Automatic Wait Assignment (NAND Flash Memory Mode)








Figure 3-15 Chart Description for Automatic Wait Assignment (NOR Flash Memory Page Read)

Figure 3-16 Chart Description for Automatic Wait Assignment (SRAM Continuous Read)





Figure 3-17 Chart Description of Automatic Wait Assignment (SDRAM)



CHAPTER 14: External Bus Interface



- The automatic wait setup will be enabled for all the access modes of external bus interface except for ATIMn:ALES, ALC and ALEW. The setups for the read data and write data must meet the setup and hold specifications.
- One or more cycles must be provided for address hold cycle while in asynchronous accessing.
- One or more cycles must be provided for data hold cycle while in asynchronous SRAM accessing.



3.8 External RDY

The following explains the external RDY function.

This function allows extended access cycle inserting wait cycles while L level is input to the MRDY pin. This enables accesses to the low speed external memories. The operation waveform of the RDY signal is shown in Figure 3-18.




Figure 3-18 Operation of External RDY

- When you use the external RDY function, set the widths for MOEX and MWEX to 3 or more cycles.
- In order to enable RDY function, MRDY=L must be input 2 cycles before MOEX↑/MWEX↑. The MRDY=L less than 2 cycles will be ignored.
 - See External Ready Input Timing in Data Sheet of the product to be used.
- MOEX↑/MWEX↑ will be performed 2 cycles after MRDY=H.
- Do not set MRDY=L until MOEX↑/MWEX↑ when MRDY=H is set once.
- The external RDY function will not be available in NOR Flash memory page read and NAND Flash memory modes.
- The periods of ALC and ALE will not be extended even if MRDY=L is set.
- Automatic Wait and External RDY is both possible setting.



3.9 SDRAM Access

This section explains SDRAM access.

Memory Access

In SDRAM access, MCSX[8] address output determines the target device. Then, by outputting MRASX/MCASX/MSDWEX/MSDCKE, read/write operation is executed to the target device.

Pins Used

For SDRAM access, use the pins in Table 3-8.

Table 3-8 External Interface Pins for SDRAM Memory

Pin Names	Functions
MAD[24:0]	Address output pins
MADATA[31:0]	Data input/output pins
MCSX[8]	Chip selection pins
MDQM[3:0]	Byte mask signal output pins
MRASX	Row address strobe output pin
MCASX	Column address strobe output pin
MSDWEX	Write enable output pin
MSDCKE	Clock enable output pin
MSDCLK	Clock output pin

Notes:

- Depending on the settings and the target device, (NAND Flash memory), all pins in Table 3-8 are not used.
- The external bus interface pins that appear are different by the product. For details, see Data Sheet of the product used.
- For SDRAM access, Multiplex mode is not available.

Target devices can be operated with the following combinations by SDRAM access.

Table 3-9 SDRAM Access Signal Combinations

Function	MCSX[8]	MRASX	MCASX	MSDWEX	MDQM	MAD	MADATA
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х
ACTIVE (ACT)	L	L	Н	Н	Х	Bank/Row	Х
READ (READ)	L	Н	L	Н	L/H	Bank/Col	Х
WRITE (WRIT)	L	Н	L	L	L/H	Bank/Col	Valid
BURST TERMINATE	L	Н	Н	L	Х	Х	Active
PRECHARGE (PRE)	L	L	Н	L	Х	Code	Х
AUTO REFRESH (REF)	L	L	L	Н	Х	Х	Х
or SELF REFRESH (SREF)							
LOAD MODE REGISTER (MRS)	L	L	L	L	Х	Op-Code	Х
Write Enable/Output Enable	-	-	-	-	L	-	Active
Write Inhibit/Output High-Z	-	-	-	-	Н	-	High-Z



SDRAM Read Access

For the operation example of SDRAM read access, see Figure 3-19.




Figure 3-19 SDRAM Read Access

Access conditions

- SDRAM 8-/16-/32-bit access
- Number of CAS latency cycles (SDTIM:CL): 0b01 (2 cycles)
- Number of RAS precharge time cycles (SDTIM:TRP): 0b0000 (1 cycle)
- Number of latency cycles between RAS and CAS (SDTIM:TRCD): 0b0000 (1 cycle)
- Minimum number of row active time cycles (SDTIM:TRAS): 0b0000 (1 cycle)
- Number of command latency cycles following refresh (SDTIM:TREFC): 0b0010 (3 cycles)

RA: Row address

CA: Column address



SDRAM Write Access

For the operation example of SDRAM read access, see Figure 3-20.




Figure 3-20 SDRAM Write Access

Access conditions

- SDRAM 8-/16-/32-bit access
- Number of CAS latency cycles (SDTIM:CL): 0b01 (2 cycles)
- Number of precharge time cycles (SDTIM:TRP): 0b0000 (1 cycle)
- Number of latency cycles between RAS and CAS (SDTIM:TRCD): 0b0000 (1 cycle)
- Minimum number of row active time cycles (SDTIM:TRAS): 0b0000 (1 cycle)
- Number of command latency cycles following refresh (SDTIM:TREFC): 0b0010 (3 cycles)
- Number of latency cycles until precharge after write (SDTIM:TDPL): 0b00 (1 cycle)

RA: Row address


CA: Column address



Power-on Sequence

By changing SDON bit of SDRAM mode register (SDMODE) from 0 to 1, the power-on sequence is issued and the access to SDRAM is enabled. For the power-on sequence issued, see Figure 3-21. In Figure 3-21, "cycle" is based on MSDCLK.

Figure 3-21 Power-on Sequence Operation






Refresh Operation

When ROFF bit of SDRAM mode register (SDMODE) is 0, the refresh is executed with the setting conditions of Refresh time register (REFTIM). The Refresh time register (REFTIME) can control the interval and count of the refresh and the preceding refresh.

Refresh Interval

Set the interval to execute refreshes with REFC bit of the Refresh time register (REFTIM). The refresh is implemented after the set cycle count (MSDCLK) has elapsed. Moreover, set the refresh issuing count in one refresh timing with NREF bit. The following shows the operation example at the setting of NREF=2. In Figure 3-22, cycle is based on MSDCLK.

Figure 3-22 Refresh Intervals and Issuing Count



Preceding Refresh

Set the preceding refresh with PREF bit of the Refresh time register (REFTIM). The preceding refresh is the refresh executed earlier than the actual refresh.

By using the preceding refresh, the access to SDRAM is improved.

For the operation of the preceding refresh, see Figure 3-23. In Figure 3-23, cycle is based on MSDCLK.

- Refreshing is previously executed when SDRAM is not accessed after refreshing is implemented. (*1 in Figure 3-23)
- After the preceding refresh is executed, if the access to SDRAM is executed in the next refresh timing, the refresh is not executed. (*2 in Figure 3-23)
- After the access to SDRAM is completed, the preceding refresh is implemented again. (*3 in Figure 3-23)
- When the access to SDRAM is not completed, the refresh is forcibly executed in the third refresh timing. (*4 in Figure 3-23)




Figure 3-23 Preceding Refresh Operation



Power Down Mode Operation

When PDON bit of SDRAM mode register (SDMODE) is set to 1, the mode is transferred to Power down mode if the access to SDRAM is not executed in the cycle (MADCLK) specified by Power down count register (PWRDWN). In the refresh timing, the mode is returned again and the refresh is executed. If the access is not executed in the period specified by Power down count register (PWRDWN) after refreshing, the mode is transferred to the Power down mode again. To return, one cycle is required. When PDON bit is set to 1 while SPON bit of SDRAM mode register (SDMODE) is 0, MSDCKE is set to L.




Figure 3-24 Power Down Mode Operation



3.10 Interrupt Function

This section explains the error interrupt.

SRAM/Flash Memory Error

When the access is executed by SRAM/Flash memory error interrupt enable (MEMCERR.SFION=1) to SRAM/Flash memory address area where the mapping is not implemented with the area register, an error interrupt occurs. By writing1 to SRAM/Flash memory error (MEMCERR.SFER), the interrupt is cleared.




Figure 3-25 SRAM/Flash Memory Error Interrupt

SDRAM Error

When the access is executed by SDRAM interrupt enable (MEMCERR.SDION=1) to SDRAM address area, if SDON of SDRAM mode register (SDMODE) is 0, an error interrupt occurs. By writing1 to SDRAM error (MEMCERR.SDER), the interrupt is cleared




Figure 3-26 SDRAM Error Interrupt



3.11 Access Mode

This section explains the access mode.

For the read/write access to the external bus interface address area, the following functions area provided to improve the access efficiency:

- 1. At read access: Preceding access
- 2. At write access: Continuous access

The above functions are available only when the frequency division ratio of Division clock register (DCLKR) is two or more. At the frequency division ratio of 1, the normal access is implemented. Moreover, the above functions are available at the initial state. So, the functions can be stopped with common setting register (AMODE: WAEN).



Read Access

To improve the efficiency of the read access of the external bus interface, the preceding read of the next read access is provided.

If preceding access is enabled, it will improve read access efficiency because, when external bus interface read access is performed continuously, the internal bus requests received while the internal bus response is WAIT are read to the external device and data is preceded without waiting for internal bus response OK.

At the setting where the preceding access is available, the preceding access of which transfer is not cancelled may be executed to the external bus interface. In such case, the read value is disposed of and it does not affect the CPU operation.

For the operation example of preceding access, see Figure 3-27. The read access to the external memory is executed before accepting the second read request from the internal bus and after the accepting the request, the read data is returned to the CPU. At the third time, the preceding access is executed in the same way, the read data is disposed of because the read request is cancelled at accepting the access request.

However, when the above mentioned preceding access is unavailable due to the specifications of the external device, set the preceding function ineffective with register settings (AMODE:WAEN).




Figure 3-27 Operation Example of Preceding Read Access Occurred



Write Access


To reduce the write access interval, the mode for implementing the continuous write request is provided. If continuous access is enabled, it will improve write access efficiency because, when write access to the external bus interface is performed continuously, it writes to the external device continuously without waiting for an error response.

For the example of continuous write operation, see Figure 3-28. In this access, an error occurs in the 3rd write request. But, the 4th write access is accepted without waiting for an error response. When an error response occurs, the address of an error response factor is saved in the factor register (WEAD). The error response is not notified to CPU.

To stop the CPU immediately after an error response from the external bus interface is received, make the setting to disable the continuous access function with the register setting (AMODE:WAEN). However, an interrupt due to error response can be detected in the case where the continuous access function is enabled.

*: Condition of error response occurring

- When an access to an area where the mapping is not executed with area register is implemented during accessing to SRAM/Flash memory address area.
- When an access to SRAM address area is implemented at SDMODE.SDON=1 during accessing to ADRAM area.





3.12 SDRAM Buffer Read (TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products)

This function is equipped for TYPE3-M4, TYPE4-M4 products. This is not equipped for TYPE1-M4 products.

The external bus interface is equipped with built-in buffer of 5 words at most in order to improve efficiency of serial read access to SDRAM.

In case that the BOFF bit of the SDRAM timing register (SDTIM) is 0, when read accesses occur to some areas of SDRAM, the read data is buffered for the subsequent address.

If hitting the buffered address, the buffered data is returned. At that time, the read access to SDRAM does not occur.

If not hitting the buffered address, the read access to SDRAM occurs. At that time, the buffered data is cleared and the data read this time will be buffered.

In case of any of the following conditions, all buffers are cleared.

- When any read which does not hit the buffered address occurs
- When writing to SDRAM
- When the SDON bit of the SDRAM mode register (SDMODE) is set to 0
- When the BOFF bit of the SDRAM timing register (SDTIM) is set to 1

The maximum number of buffered data varies depending on the CASEL bit of the SDRAM mode register (SDMODE), the access type and the CL bit of the SDRAM timing register (SDTIM).

Table 3-10 Maximum Number of Buffering Data

CASEL	Access Type	CL	Maximum Number of Buffering Data
0	Byte	0	3 bytes
	(8 bit)	1	4 bytes
		2	5 bytes
	Half word	0	3 half words
	(16 bit)	1	4 half words
		2	5 half words
	Word	0	2 words
	(32 bit)	1	2.5 words
		2	3 words
1	Byte	0	3 bytes
	(8 bit)	1	4 bytes
		2	5 bytes
	Half word	0	3 half words
	(16 bit)	1	4 half words
		2	5 half words
	Word	0	3 words
	(32 bit)	1	4 words
		2	5 words

Note:

 Set the CL bit of the SDRAM timing register (SDTIM) to optimal setting for your system. For example, when 1 or 2 for CL can be set with 16-bit SDRAM, set 2 for CL in order to read serial 3 words.



For the operation example of SDRAM buffer read, see Figure 3-29.

Buffer-hit read No buffer-hit rea Internal bus request Internal bus read data Internal bus response Internal buffer 0 Internal buffer 1 Internal buffer 2 Internal buffer 3 Buffering Internal buffer 4 MSDCLK MCSX[8] MAD[24:0] MRASX MCASX IRCD=0 MSDWEX MADATA[31:0] NOP

Figure 3-29 Operation Example of SDRAM Buffer Read

Access conditions

- SDRAM 32-bit access
- Buffer readout OFF (SDTIM:BOFF): 0b0 (In reading, buffer for SDRAM is enabled)
- SDRAM mode (SDMODE:CASEL): 0b01 (32-bit width)
- Number of CAS latency cycles (SDTIM:CL): 0b10 (3 cycles)
- Number of RAS precharge time cycles (SDTIM:TRP): 0b0000 (1 cycle)
- Number of latency cycles between RAS and CAS (SDTIM:TRCD): 0b0000 (1 cycle)
- Minimum number of row active time cycles (SDTIM:TRAS): 0b0000 (1 cycle)

RA: Row address

CA: Column address

Note:

Perform the buffer register setting (SDTIM.BOFF) during SDON=0 of the SDRAM mode register.




4. Connection Examples

This section provides an example of connections with external devices.

8-bit SRAM

Figure 4-1 shows an example of connecting an 8-bit SRAM.

Figure 4-1 Example of 8-bit SRAM Connection



8-bit SRAM × 2

Figure 4-2 shows an example of connecting two 8-bit SRAMs.




Figure 4-2 Example of 8-bit SRAMx2 Connection


The MDQM signal can be used as a write enable for the devices without input mask feature.



16-bit SRAM

Figure 4-3 shows an example of connecting a 16-bit SRAM.

Figure 4-3 Example of 16-bit SRAM Connection



In the case where a target device employs a byte mask signal, using the MDQM control will read the data only required for the device. This resulted in reducing the power consumption while accessing.

N-word x 8-bit NAND

Figure 4-4 shows an example of connecting an N-word x 8-bit NAND Flash memory.




Figure 4-4 Example of 8-bit NAND Flash Memory Connection



32-Kword x 16-bit SRAM Multiplex Mode

Figure 4-5 shows an example of 32K-word x 16-bit SRAM connection for accessing with 16-bit width (in multiplex mode).

32Kword v 16hit This LSI Address latch MALE A[14:0] MADATA[15:1] D[15:1] MCSX[0] CS MOEX OE **MWEX** WE MDQM[1:0] MDQM[1:0] MADATA[15:0] DQ[15:0]

Figure 4-5 Example of 32K-word x 16-bit SRAM Multiplex Mode Connection

32K-word x 8-bit SRAM Multiplex Mode

Figure 4-6 shows an example of connecting two 32K-word x 8-bit SRAMs for accessing with 16-bit width (in multiplex mode).





Figure 4-6 Example of 8-bit SRAM Multiplex Connection



16-bit SDRAM

Figure 4-7 shows an example of connecting a 16-bit SDRAM.

Figure 4-7 Example of 16-bit SDRAM Connection



16-bit SDRAM × 2

Figure 4-8 shows an example of connecting two 16-bit SDRAMs.

This LSI 16-bit SDRAM [15:14] MAD[15:0] BA[1:0] [11:0] A[11:0] MCSX[8] CS MRASX RAS MCASX CAS **MSDWEX** WE **MSDCLK** CLK **MSDCLE** CKE [3:2] MDQM[3:0] DQM[1:0] MADATA[31:16] DQ[15:0] MADATA[15:0] 16-bit SDRAM [15:14] BA[1:0] [11:0] A[11:0] <u>CS</u> **RAS CAS** <u>WE</u> <u>CLK</u> CKE [1:0] DQM[1:0] DQ[15:0]


Figure 4-8 Example of Two 16-bit SDRAMs Connection



32-bit SDRAM

Figure 4-9 shows an example of connecting a 32-bit SDRAM.


Figure 4-9 Example of 32-bit SDRAM Connection



8-bit SRAM, 16-bit SDRAM

Figure 4-10 shows an example of connecting 8-bit SRAM and 16-bit SDRAM.


Figure 4-10 Example of Connecting 8-bit SRAM and 16-bit SDRAM






5. Setup Procedure Example

The following explains an example of the external bus interface setup procedure.








- Make sure to set up the division clock while the division clock is stopped.
- Some of setup combinations in the mode register cannot be used at the same time.




■ Setup procedure example of SDRAM refresh count bit



- For the details of APB2 Prescaler Register, see 5.6. APB2 Prescaler Register of Chapter Clock.
- TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products don't have to setup the above.



■ Setup procedure example of SDRAM command register



- For the details of APB2 Prescaler Register, see 5.6. APB2 Prescaler Register of Chapter Clock.
- TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products don't have to setup the above.



6. Registers

This section explains the configuration and functions of registers used for the external bus interface.

The following explains the registers used for the external bus interface. The bit width of every register is 32. Each register can be accessed by the APB interface with 32-bit width (word).

However, because external bus interface control is performed on the AHB side, the setting values are applied to the control registers on the AHB side immediately after the registers are written from the APB interface. To confirm that the control registers were set, read the registers immediately after writing to them in order to check that the setting values were applied.

Write 0 to reserved areas.

These registers can be rewritten while in external accessing. Actual setup value reflection will be made after current access is complete. Reading register before this reflection will read the previous setup value.

Table 6-1 lists the registers.

Table 6-1 Register list

Abbreviation	Register Name	Reference
MODE0 to MODE7	Mode Register 0 to Mode Register 7	6.1
TIM0 to TIM7	Timing Register 0 to Timing Register 7	6.2
AREA0 to AREA7	Area Register 0 to Area Register 7	6.3
ATIM0 to ATIM7	ALE Timing Register 0 to 7	6.4
SDMODE	SDRAM Mode Register	6.5
REFTIM	Refresh Time Register	6.6
PWRDWN	Power Down Count Register	6.7
SDTIM	SDRAM Timing Register	6.8
SDCMD	SDRAM Command Register	6.9
MEMCERR	Memory Controller Error Register	6.10
DCLKR	Division Clock Register	6.11
EST	Error Status Register	6.12
WEAD	Write Error Address Register	6.13
ESCLR	Error Status Clear Register	6.14
AMODE	Access Mode Register	6.15

- Each register can not write access with 16-bit width(half word) or 8-bit width(byte).
- Since the write value it takes time until reading is enabled, each register can not be read-modify-write in the bit-band alias region.



6.1 Mode 0 Register to Mode 7 Register (MODE0 to MODE7)

The MODE0 to MODE7.registers set the operation mode of SRAM/Flash memory access.

bit	31	30	29	28	27	26	25	24
Field				Re	served			
Attribute					-			_
Initial value					-			
bit	23	22	21	20	19	18	17	16
Field				Re	served			
Attribute					-			
Initial value					-			
bit	15	14	13	12	11	10	9	8
Field	Reserve	ed	MOEXEUP	MPXCSOF	MPXDOFF	Reserved	ALEINV	MPXMODE
Attribute	=		R/W	R/W	R/W	-	R/W	R/W
Initial value	-		0	0	0	-	0	0
bit	7	6	5	4	3	2	1	0
Field	SHRTDOUT	RDY	PAGE	NAND	WEOFF	RBMON	WI	OTH
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R	/W
Initial value	0	0	0	0	0	0	0	0*

^{*:} The initial value of these bits is 01 only for MODE4 register.

[bit31:14] Reserved: Reserved bits

The read value is undefined.

Set this bit to 0 when writing.

[bit13] MOEXEUP: MOEX EUP

This bit is used to select how to set the MOEX width.

bit	Description
0	MOEX width is set with RACC-RADC (Initial value).
1	MOEX width is set with FRADC.*

^{*:} This function cannot be used combined with the page read function.

Note:

See Reference Information for specific operations.

[bit12] MPXCSOF: MPX CS OF

This bit is used to select a CS assertion from the start of accessing to the end of address output (ALC cycle period) in multiplex mode.

bit	Description
0	Asserts MCSX in ALC cycle period (Initial value).
1	Does not assert MCSX in ALC cycle period.

Note:

See Reference Information for specific operations.



[bit11] MPXDOFF: MPX Address Data OFF

This bit is used to select whether or not the address is output to the data lines in multiplex mode. (The address is used from the MAD outputs but set this bit if you use the ALE signal.)

bit	Description
0	Outputs the address to the data lines (Initial value).
1	Does not output the address to the data lines (It becomes Hi-Z during ALC period).

Note:

See Reference Information for specific operations.

[bit10] Reserved: Reserved bit

The read value is undefined. Set this bit to "0" when writing.

[bit9] ALEINV: ALE Inverter

This bit is used to set up the polarity of the ALE signal.

bit	Description
0	ALE signal becomes positive polarity (Initial value).
1	ALE signal becomes negative polarity.

Note:

 To connect multiple devices and use the ALE signal, it is recommended to use the same polarity for their ALE signals.

[bit8] MPXMODE: MPX MODE

This bit is used to select operation bus mode.

bit	Description
0	Selects separate mode (Initial value).
1	Selects multiplex mode.

[bit7] SHRTDOUT: Short Data Out

This bit is used to select to which idle cycle the write data output is extended.

bit	Description
0	Extends the write data output to the last idle cycle (Initial value).
1	Stops the write data output at the first idle cycle.

Note:

- See "■Reference Information" for specific operations.

[bit6] RDY: RDY Mode On

This bit is used to control the external RDY function.

bit	Description	
0	External RDY mode OFF (Initial value)	
1	External RDY mode ON	



[bit5] PAGE (PAGE access mode): NOR Flash memory page access mode

This bit controls the mode of NOR Flash memory page access.

In NOR Flash memory page access mode, the first read access cycle (FRADC) setting can generate the first address cycle. Subsequently, the read access cycle (RACC) setting can continue the access until it reaches the 16-byte boundary.

To select NOR Flash memory page access mode, set the RBMON bit to 0 and the read access cycle (RADC) to 0.

bit	Description
0	NOR Flash memory page access mode is turned OFF (Initial value)
1	NOR Flash memory page access mode is turned ON

[bit4] NAND: NAND Flash memory mode

This bit controls the mode used to connect with a NAND Flash memory.

To enable the access to a NAND Flash memory, set this bit to 1.

In NAND Flash memory mode, the corresponding MCSX is fixed to LOW and, subsequently, the pin dedicated to the NAND Flash memory is used during the access. If this bit is set to 0 while the NAND Flash memory is unused, then MCSX is fixed to HIGH, enabling the NAND Flash memory to maintain a low power consumption state.

bit	Description
0	NAND Flash memory mode is turned OFF (Initial value)
1	NAND Flash memory mode is turned ON

[bit3] WEOFF (WEX OFF): Write Enable OFF

This bit can disable the write enable signal (MWEX) operation.

When the byte mask signal (MDQM) is used as a device write enable signal, disabling unnecessary MWEX operation can reduce power consumption. When this bit is set to disable, MWEX is fixed to HIGH.

bit	Description						
0	Enable [Initial value]						
1	Disable						

[bit2] RBMON: Read Byte Mask ON

This bit can enable the byte mask signal (MDQM) for read access.

The setting controls the output of unnecessary data from a device for which the byte mask signal is enabled. This is helpful to reduce power consumption.

bit	Description						
0	Disable [Initial value]						
1	Enable						



[bit1:0] WDTH: Data Width

These bits specify the data bit width of a device to be connected.

		Description						
bit1	t1 bit0	TYPE1-M4, TYPE4-M4, TYPE5-M4,	TVDE2 M4 products					
		TYPE6-M4 products	TYPE3-M4 products					
0	0	8 bits [Initial value]	8 bits [Initial value]					
0	1	16 bits	16 bits					
1	0	Setting is prohibited.	32 bits					
1	1	Setting is prohibited.	Setting is prohibited.					

Note:

- The initial value of these bits becomes 01 only for MODE4 register.

- If a disabled value is written to the WDTH bit, the operation of the external bus interface is not guaranteed.
- The NAND Flash memory mode may not be used by some of products as the NAND Flash control pin is not output. See the data sheets of products used for the details.
- Always write 0 to write to the reserved bit. The read value from the reserved bit is undefined.




Reference Information

Specific effects and operations are shown as follows by setting the bits of this register.

■ MOEXEUP bit: MOEX Width Setup

How to set up the MOEX width depends on the MOEXEUP bit setup.




The following is the summary of MOEX width setups with page read setups and MOEXEUP setups.


	MOEXEUP=0	MOEXEUP=1
	MOEX width	MOEX width
	=> RACC-RADC	=> FRADC
Page read: OFF		
rage read. Orr	Note:	Note:
	Setup with RACC > RADC	Setup with RACC ≥ RADC + FRADC
	is required.	is required.
	MOEX width	
	=> Simultaneous assertion with MCSX	
Page read: ON		Not allowed
	Note:	
	Setup with RADC=0 is required.	



■ MPXCSOF bit: CS Assert Timing Setup

This bit is used to select MCSX assertion in multiplex mode from the start of accessing to the end of address output complete (ALC period).







Setting MPXCSOF=1 means that the MCSX assertion becomes the "address latch". Therefore, it is enabled if address change is detected by change of MCSX.




■ SHRTDOUT bit: Write Data Retention Time in Idle Cycle The WIDLC setup will extend the idle cycle.

The write data at that time will also be extended same as the specified period to become Hi-Z in the last cycle.









cycle.



■ MPXDOFF bit: Address Output Availability Setup for Data Line
This bit is used to select the address output availability for the data line in multiplex mode.





In the multiplex mode, to use ALE signal only or to use the ALE signal but use the MAD for the address pins, it can be used by setting MPXDOFF=1.



6.2 Timing Register 0 to Timing Register 7 (TIM0 to TIM7)

The TIM0 to TIM7 registers set the auto wait time at SRAM/Flash memory access.

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Field		WIDLC				WWEC				WADC				WACC		
Attribute		R/W				R/W				R/W				R/W		
Initial value	0000			0101				0101				1111				
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	RIDLC			FRADC			RADC				RACC					
Attribute	R/W			R/W			R/W				R/W					
Initial value		1111				0000 0000				00		1111				

[bit31:28] WIDLC: Write Idle Cycle

These bits set the number of idle cycles after write access.

Write idle cycle will be used during (WIDLC+1) cycle.

bit31	bit30	bit29	bit28	Description
0	0	0	0	1 cycle [Initial value]
	:			i:
1	1	1	1	16 cycles

[bit27:24] WWEC: Write Enable Cycle

These bits set the number of assert cycles of write enable.

Write enable will be asserted during (WWEC+1) cycle.

The setting of these bits affects the byte mask signal (MDQM).

bit27	bit26	bit25	bit24	Description
0	0	0	0	1 cycle
	:			i i
0	1	0	1	6 cycles [Initial value]
	:			ŧ
1	1	1	0	15 cycles
1	1	1	1	Setting is prohibited.



[bit23:20] WADC: Write Address Setup cycle

These bits set the number of setup cycles of write address.

Write address setup will be used during (WADC+1) cycle.

The address is output during the cycle set by these bits, but a write enable signal is not asserted until the set cycle starts.

bit23	bit22	bit21	bit20	Description
0	0	0	0	1 cycle
	÷			÷
0	1	0	1	6 cycles [Initial value]
	:			:
1	1	1	0	15 cycles
1	1	1	1	Setting is prohibited.

[bit19:16] WACC: Write Access Cycle

These bits set the number of cycles required for write access.

Write access cycle will be used during (WACC+1) cycle.

The address remains unchanged during the cycle set by these bits.

The number of cycles set by these bits must be equal to or more than the sum of the address setup cycle (WADC) and the write enable cycle (WWEC).

bit19	bit18	bit17	bit16	Description
0	0	0	0	Setting is prohibited.
0	0	0	1	Setting is prohibited.
0	0	1	0	3 cycles
	i i			i:
1	1	1	1	16 cycles [Initial value]

[bit15:12] RIDLC: Read Idle Cycle

These bits set the number of idle cycles after read access.

Read access cycle will be used during (RIDLC+1) cycle.

They are used to avoid data collision caused by a write access occurring immediately after a read access.

bit15	bit14	bit13	bit12	Description
0	0	0	0	1 cycle
÷				i.
1	1	1	1	16 cycles [Initial value]



[bit11:8] FRADC: First Read Address Cycle

The functions of these bits are changed by the settings of MODE:PAGE (Page read access setting) and MOEXEUP (MOEX width setting method selection).

- When MODE:PAGE=0 (Page read access: OFF) and MOEXEUP=0
 These bits do not affect the settings of Page read access and MPEX width.
- When MODE:PAGE=0 (Page read access OFF) and MOEXEUP=1
 These bits set the MOEX width. In this case, a setup with RACC ≥ RADC+FRDC is required.

bit11	bit10	bit9	bit8	Description
0	0	0	0	1 cycle [Initial value]
	:			:
1	1	1	1	16 cycles

- When MODE:PAGE=1 (Page read access: ON) and MOEXEUP=0

These bits set the waiting time at initial access at the page read access of Flash memory. Before setting values other than 0 to these bits, SET 0 to RADC (Read Access Setup Cycle).

bit11	bit10	bit9	bit8	Description
0	0	0	0	0 cycle [Initial value]
	:			:
1	1	1	1	15 cycles

When MODE:PAGE=1(Page read access: ON) and MOEXEUP=1
 This setting is prohibited.

[bit7:4] RADC: Read Address Setup cycle

These bits set the number of setup cycles of read address.

Read address setup cycle will be used during (RADC) cycle.

Within the read address setup cycle, MCSX and address are asserted but MOEX is not asserted. If 0 is set to any of these bits, MOEX and MCSX are always asserted.

The set value must be less than the number of read access cycles. (RADC < RACC).

When using NOR Flash memory page access mode, set these bits to 0b0000.

If the access size is more than the target width, or if a device such as NAND Flash memory needs to switch HIGH and LOW of read enable (MOEX or MNREX), set these bits to 0b0001 or a higher value.

bit7	bit6	bit5	bit4	Description
0	0	0	0	0 cycles [Initial value]
	:			i.
1	1	1	1	15 cycles



[bit3:0] RACC: Read Access Cycle

These bits set the number of cycles required for read access.

Read access cycle will be used during (RACC+1) cycle.

The address remains unchanged during the cycle specified by these bits, and the data is captured at the last cycle.


bit3	bit2	bit1	bit0	Description
0	0	0	0	1 cycle
	:			÷
1	1	1	1	16 cycles [Initial value]

- If you write a disabled value to a WWEC, WADC or WACC bit, the operation of the external bus interface is not guaranteed.
- In NAND Flash memory read mode, the MNWEX and MNREX timings are set by the timing registers as is the case with MWEX and MOEX.
- If "0" is set to RADC, MOEX and MCSX is asserted at the same time.



6.3 Area Register 0 to Area Register 7 (AREA0 to AREA7)

The AREA0 to AREA7 registers set the address area by CS0 to CS7.



[bit31:23]Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit22:16] MASK: address mask

These bits set the value to mask [26:20] of the internal address (27:20) set in ADDR.

If 1 is set as a mask value according to the specified mask value, the external bus interface masks each of the internal bus and ADDR, and compares the masking results. If the results are matched, the external bus interface accesses the MCSX signal.

A bit set to 1 for masking is lost during masking process. The bit is disabled even if it is set in ADDR. The example shown in Table 6-2 indicates the relationship between the mask setup and the address area size.

Table 6-2 MASK Setup Value and Address Area per CS

MASK setup value	Address area per CS
111_1111	128 MB
011_1111	64 MB
001_1111	32 MB
000_1111	16 MB
000_0111	8 MB
000_0011	4 MB
000_0001	2 MB
000_0000	1 MB

[bit15:8]Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.



[bit7:0] ADDR: Address

These bits specify the address to set the corresponding MCSX area.

The address is in the fixed 256 MB area assigned to the SRAM/Flash memory interface.

The address specified by bit7:0 corresponds to the internal address [27:20].


Notes:

Address Space

- The external bus interface employs 256 MB of address space.
- The address area for each chip select can be set freely to one MCSX with [27:20] up to 128MB and down to 1 MB.
- The address areas of each chip select must not be overlapped.
- As the address output outside consists of 25 bits, the maximum size of address output outside becomes 32 MB.

The address space on the memory map and initial state of the address space from each chip select are shown in Figure 6-1.

Figure 6-1 Address Space and Initial Configuration for External Bus Interface





Setup Example

ADDR = 0b0001_0000 ([27:20] of the first MCSX address. 0x6100_0000 in this setup.) MASK = 0b000_0011 (Mask bits [26:20] for MCSX. Address area for this setup: 4MB.) Select an area size with the mask setup values.

In the example, setup range $0x6100_0000$ to $0x613F_FFFF$ (4MB) will be selected. $ADDR\&(!MASK) = 0b0001_0000$

Device to be selected

```
When the internal bus address (address for external I/F) AD = 0x6101_1000:

0x6101_1000 -> 0b0110_0001_0000_0001_0001_0000_0000

AD[27:20] => 0b0001_0000

Masking comparison

ADDR & (!MASK) = 0b0001_0000

AD [27:20] & (!MASK) = 0b0001_0000

..... Matched. A device will be selected.
```


Device not to be selected

ADDR & (!MASK) = $0b0001_0000$ AD [27:20] & (!MASK) = $0b0000_1100$ \int Unmatched. No device will be selected.



6.4 ALE Timing Register 0 to 7 (ATIM0 to ATIM7)

The ATIM0 to ATIM7 registers set the automatic wait time of MALE.



[bit31:12]Reserved: Reserved bits

The read value is undefined.

Set this bit to 0 when writing.

[bit11:8] ALEW: Address Latch Enable Width

These bits are used to set the assertion period for MALE.

MALE signal will be asserted during (ALEW+1) cycle.

bit11	bit10	bit9	bit8	Description
0	0	0	0	1 cycle
	i i			i i
0	1	0	0	5 cycles [Initial value]
	:			:
1	1	1	1	16 cycles

[bit7:4] ALES: Address Latch Enable Setup cycle

These bits are used to set the setup cycle for ALE assertion.

ALE will not be asserted from the access start during (ALES) cycle.

bit7	bit6	bit5	bit4	Description	
0	0	0	0	0 cycle	
	:			:	
0	1	0	1	5 cycles [Initial value]	
	:			:	
1	1	1	1	15 cycles	

[bit3:0] ALC: Address Latch Cycle

These bits are used to set the address latch cycle.

Address will be output from CS assert and data line during (ALC+1) cycle.

bit3	bit2	bit1	bit0	Description
0	0	0	0	1 cycle
:				:
1	1	1	1	16 cycles [Initial value]

Note:

Setups to the ATIM register is available only in multiplex mode.



6.5 SDRAM Mode Register (SDMODE)

This section explains the configuration of SDMODE.

bit	31	30	29	28	27	26	25	24
Field	Reserved							
Attribute					-			
Initial value					-			
bit	23	22	21	20	19	18	17	16
Field				Reserved				MSDCLK
Attribute				-				R/W
Initial value				-				0
bit	15	14	13	12	11	10	9	8
Field		BAS	SEL			RA	SEL	
Attribute		R	W			R	/W	
Initial value	0001 0011							
bit	7	6	5	4	3	2	1	0
Field	Reserved		CASEL		Reserved	ROFF	PDON	SDON
Attribute	-	•	R	R/W	-	R/W	R/W	R/W
Initial value	-		00		-	0	0	0

[bit31:17] Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit16]MSDCLKOFF: MSDCLK OFF

This bit sets the output of the clock for SDRAM (MSDCLK).

This bit stops the lock for SDRAM (MSDCLK). This is independent from the state of SDON. Therefore, when this bit set to 1 at SDON=1, the clock supply to SDRAM is stopped and the access is disabled.

bit Description	
0	Outputs the clock for SDRAM (MSDCLK) [Initial value]
1	Dose not output the clock for SDRAM (MSDCLK).

[bit15:12]BASEL: Bank Address Select

These bits select the address bit on the internal bus output as address bank.

bit	Description		
0000	MAD[15:14] = Internal address[20:19]		
0001	MAD[15:14] = Internal address [21:20] [Initial value]		
0010	MAD[15:14] = Internal address [22:21]		
0011	MAD[15:14] = Internal address [23:22]		
0100	MAD[15:14] = Internal address [24:23]		
0101	MAD[15:14] = Internal address [25:24]		
0110	MAD[15:14] = Internal address [26:25]		
0111 to 1111	Setting is prohibited.		



[bit11:8]RASEL: Row Address Select

These bits select the address bit on the internal bus output as row address.

bit	Description		
0000	MAD[13:0] = Internal address [19:6]		
0001	MAD[13:0] = Internal address [20:7]		
0010	MAD[13:0] = Internal address [21:8]		
0011	MAD[13:0] = Internal address [22:9] [Initial value]		
0100	MAD[13:0] = Internal address [23:10]		
0101	MAD[13:0] = Internal address [24:11]		
0110	MAD[13:0] = Internal address [25:12]		
0111 to 1111	Setting is prohibited		

[bit7:6]Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit5:4]CASEL: Column Address Select

These bits select the address bit on the internal bus output as column address. And, this setting is used also as the setting of SDRAM bus width.

bit	Description		
00	MAD[9:0] = Internal address [10:1]、16-bit width[Initial value]		
01	MAD[9:0] = Internal address [11:2]、32-bit width[
10 to 11	Setting is prohibited		



The following shows the table indicating the relationship between internal address bit and MAD bit at the each setting of CASEL, RASEL, and, BASEL Internal 10 11 15 16 17 18 address Bit name Value CASEL RASEL

BASEL

[bit3] Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit2]ROFF: Refresh OFF

This bit sets the refresh.

Use this bit to stop the refresh operation temporarily for the access to SDRAM command register etc. The refresh counter itself is not stopped, but the refresh operation is not executed at the refresh timing. When this bit is released, the refresh is implemented immediately if the refresh timing is passed. However, in this time, only one refresh operation is executed even if two refresh timing is passed.

bit	Description			
0	Refresh ON [Initial value]			
1	Refresh OFF			



[bit1]PDON: Power Down ON

This bit set the power down mode.

For the detailed operations, see 3.9 Power Down Mode.

bit	Description
0	Power Down Mode OFF [Initial value]
1	Power Down Mode ON

[bit0] SDON: SDRAM ON

This bit enables the access to SDRAM.

In this operation, the power-on sequence is issued to SDRAM and the mode register setting etc. is automatically made to enable the access to SDRAM.

When this bit is changed to 0 during the operation, the access to SDRAM is stopped thoroughly after completing the access to SDRAM (if in refresh operation, after the refresh operation completion (after (TREFC+1) \times (NREF+1) cycle). When PDON=1, MSDCKE is held at Low. During OFF, the data is not saved because the refresh operation is not executed. For the access to SDRAM address area, the error response is returned.

When SDRAM command register (SDCMD) is written in OFF state, the external bus interface does not issue the power-on sequence and automatically sets this bit ON(=1) on the assumption that a user starts SDRAM with a program. (in this case, set ROFF=1 (Refresh OFF).)

For the issued power-on sequence, see Figure 3-21.

bit	Description								
0	Disables the access to SDRAM.[Initial value]								
1	Enables the access to SDRAM.								

Notes:

- The division ratio of SDRAM clock (MSDCLK) is set with MDIV bit of the division clock register DCLKR).
- With beginning the clock supply by changing MSDCLKOFF from 1 to 0, do not change SDON from 0 to 1 at the same time due to a delay in clock output.
- When the refresh is aborted temporarily wit ROFF, to hold the data, note that the temporary abort time does not exceed the refresh timing or execute the refresh explicitly by accessing SDRAM command register (SDCMD)
- Change SDON to 1 after completing the setting of REFTIM, PWRDWN, and SDTIM registers except SDMODE.SDON.
- Because SDON bit control is performed on the AHB side, set SDON to ON (=1) from the APB interface, check that the readout value of this bit has become 1, and then access the SDRAM.

Address Area

- External bus interface has 1792 MB SDRAM address area.
- The maximum size of address output to the outside by the setting of BASEL, RASEL, and CASEL is 128 MB.
- For the address area on the memory map, see Figure 6-1.



6.6 Refresh Timer Register (REFTIM)

The REFTIM register sets the refresh timing to SDRAM.

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Field	Reserved PRE NREF										REF					
Attribute	-							R/W R/W								
Initial value				-				0				0000	00000			
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field		REFC														
Attribute								R/V	V							
Initial value		00000000110011														

[bit31:25] Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit24]PREF: Pre-Refresh

This bit set the preceding refresh.

For the detailed operations, see 3.9 Refresh Operation.

bit Description								
0	Disables the preceding refresh. [Initial Value]							
1	Enables the preceding refresh.							

[bit23:16]NREF: Number of Refresh

These bits set the issuing count of refresh at one-time refresh.

During the refresh operation, the access is disabled, but the refresh operation can be executed intensively in the specified period. However, according to the refresh count specified with these bits, set the REFC value by calculating the following formula.

REFC = (Count value of one-time refresh operation) \times (NREF+1)

bit	Description
00000000	One time [Initial Value]
:	÷
11111111	256 times



[bit15:0]REFC: Refresh Count

These bits set the interval of refresh operations.

The refresh operation starts when the specified cycle count (MSDCLK) elapses. When the writing is executed during accessing, the executing access is aborted and the first refresh operation is implemented to reflect the setting immediately.


bit	Description
0x0000 to 0x0009	Setting is prohibited.
0x00A	11 cycles
:	:
0X0033	52 cycles [Initial Value]
:	:
0xFFFF	65536 cycles

- The minimum refresh interval of REFC should not be shorter than cycle count (TREFC+1)
 required for one-time refresh operation. Note that a hang-up would occur if the interval is set to
 be shorter than the required cycle count.
- Set APBC2 bit of APB2 Prescaler Register (APBC2_PSR) so that the frequency of PCLK2 becomes the frequency of MSDCLK or below, when writing REFC bit in SDRAM operation. REFC bit cannot set in SDRAM operation, when the division ratio of MSDCLK is 1/9 to 1/16 by using MDIV bit of Division Clock Register (DCLKR).
- For the details of APB2 Prescaler Register, see 5.6. APB2 Prescaler Register of Chapter Clock.



6.7 Power Down Count Register (PWRDWN)

The PWRDWN register set the count value required for SDRAM to transfer to power down mode...



[bit31:16] Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit15:0] PDC: Power Down Count

These bits set the count value required for SDRAM to transfer to power down mode.

When the access to SDRAM is implemented in the cycle (MSDCLK) specified with these bits, the mode is transferred to the power down mode.

bit	Description
0x0000	0 cycles [Initial Value]
i i	:
0x8000	32768 cycles
:	:
0xFFFF	65535 cycles



6.8 SDRAM Timing Register (SDTIM)

The SDTIM register set the automatic wait time at SDRAM access.

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Field	BOFF		F	Reserv	ved TDPL				TREFC				TRAS					
Attribute	R/W		-				R/W F					R/W				R/W		
Initial Value	0	-				00				0100				0010				
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Field	TRCD				TRP				TRC				Reserved		С	L		
Attribute	R/W			R/W				R/W				-		R/W				
Initial Value	lue 0001			0001				0100				- 0			1			

[bit31] BOFF: Buffer readout bit

This bit sets buffer for SDRAM during read.

bit Description								
	0	Buffer for SDRAM during read is enabled. [Initial Value]						
	1	Buffer for SDRAM during read is disabled.						

Notes:

- Set this bit when SDON=0 of the SDRAM mode register.
- This bit exists for TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 products. It does not exist for TYPE1-M4 products.

[bit30:26] Reserved: Reserved bits

The read value is undefined.

Set this bit to 0 when writing.

[bit25:24] TDPL: Data-in to Precharge Lead Time

These bits set the latency from write to precharge.

Bit	Description
00	1 cycle [Initial Value]
:	i i
11	4 cycles

[bit23:20] TREFC: Refresh Cycle time

These bits set the latency for a command following the refresh operation.

bit	Description
0000	1 cycle
÷	÷
0100	5 cycles [Initial Value]
:	i
0111	8 cycles
1000	Setting is prohibited.
:	i
1111	Setting is prohibited.



[bit19:16] TRAS: RAS active time

These bits set the minimum active time of ROW.

bit	Description
0000	1 cycle
÷	:
0010	3 cycles [Initial Value]
:	i:
0111	8 cycles
1000	Setting is prohibited.
÷	i:
1111	Setting is prohibited.

[bit15:12] TRCD: RAS-CAS Delay

These bits set the latency from RAS to CAS.

bit	Description
0000	1 cycle
0001	2 cycles [Initial Value]
0010	Setting is prohibited.
:	<u>:</u>
1111	Setting is prohibited.

[bit11:8] TRP: RAS Precharge time

These bits set the precharge time.

bit	Description
0000	1 cycle
0001	2 cycles [Initial Value]
:	:
0011	4 cycles
0100	Setting is prohibited.
:	:
1111	Setting is prohibited.

[bit7:4] TRC: RAS Cycle time

These bits set the latency between RASs.

bit	Description
0000	1 cycle
:	<u>:</u>
0100	5 cycles [Initial Value]
:	:
0111	8 cycles
1000	Setting is prohibited.
:	i:
1111	Setting is prohibited.



[bit3:2] Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit1:0] CL: CAS Latency

These bits set CAS latency.

bit	Description
00	1 cycle
01	2 cycles [Initial Value]
10	3 cycles
11	Setting is prohibited.



6.9 SDRAM Command Register (SDCMD)

The SDCMD register outputs the set value to the external pin for controlling SDRAM.

bit	31	30	29	28	27	26	25	24
Field	PEND				Reserved			
Attribute	R				-			
Initial Value	0				-			
bit	23	22	21	20	19	18	17	16
Field		Reserved		SDCKE	SDCS	SDRAS	SDCAS	SDWE
Attribute		-		R/W	R/W	R/W	R/W	R/W
Initial Value		-		0	0	0	0	0
bit	15	14	13	12	11	10	9	8
Field				SDAD	[15:8]			
Attribute				R/	W			
Initial Value				0x	00			
bit	7	6	5	4	3	2	1	0
Field				SDA	D[7:0]			
Attribute				R/	W			
Initial Value				0x	00			

On detecting the writing, this register outputs the value saved in the register for one cycle. For this period, n MADATA[15:0] holds the prior values. For the external bus interface, the power-on sequence of SDRAM is automatically executed, so usually this register is not used. Only for the settings in operation (extended mode register setting etc.), this register is used.

When setting SDCK=0, the mode is entered into the power down mode immediately. In this case, the state of PDON bit of SDRAM mode register has no relation with this operation. The mode is returned by an access to SDRAM. Refresh, or, writing to this register. To stop the refresh operation, set ROFF=1 (Refresh OFF).

[bit31]PEND: Pend

Immediately after detecting the writing to this register, this bit is asserted because the operation cannot be executed instantly due to an access to a different device. Before writing this register, check this bit and confirm that the bit is deasserted. When this bit is written during assertion, the operation is not quaranteed.

bit	Description
0	Writing to SDCMD register is enabled.
1	Writing to SDCMD register is disabled.

[bit30:21] Reserved: Reserved bits

The read value is undefined.

Set this bit to 0 when writing.



[bit20]SDCKE: SDRAM CKE

On detecting the writing to this register, outputs the value set in this bit to MADCKE.

[bit19] SDCS: SDRAM Chip Select

On detecting the writing to this register, outputs the value set in this bit to MCSX[8].

[bit18] SDRAS: SDRAM RAS

On detecting the writing to this register, outputs the value set in this bit to MRASX.

[bit17] SDCAS: SDRAM CAS

On detecting the writing to this register, outputs the value set in this bit to MCASX.

[bit16] SDWE: SDRAM Write Enable

On detecting the writing to this register, outputs the value set in this bit to MSDWEX.

[bit15:0] SDAD: SDRAM ADress

On detecting the writing to this register, outputs the value set in this bit to MAD[15:0].

Notes:

- Set APBC2 bit of APB2 Prescaler Register(APBC2_PSR) so that the frequency of PCLK2 becomes the frequency of MSDCLK or below, when writing this register. SDRAM Command Register cannot set, when the division ratio of MSDCLK is 1/9 to 1/16 by using MDIV bit of Division Clock Register (DCLKR).
- For the details of APB2 Prescaler Register, see 5.6. APB2 Prescaler Register of Chapter Clock.



6.10 Memory Controller Register (MEMCERR)

The MEMCERR register enables SDRAM/Flash memory/SDRAM error interrupt.

bit	31	30	29	28	27	26	25	24
Field				Res	served			
Attribute					-			_
Initial Value					-			
bit	23	22	21	20	19	18	17	16
Field				Res	served			
Attribute					-			
Initial Value					-			
bit	15	14	13	12	11	10	9	8
Field				Res	served			
Attribute					-			<u>.</u>
Initial Value					-			
bit	7	6	5	4	3	2	1	0
Field		Rese	erved		SDION	SFION	SDER	SFER
Attribute			-		R/W	R/W	R/W	R/W
Initial Value			_		0	0	0	0

[bit31:4] Reserved: Reserved bits

The read value is undefined.

Set this bit to 0 when writing.

[bit3] SDION: SDRAM error Interrupt ON

Enables an interrupt for SDRAM error.

bit	Description
0	Disables SDRAM error interrupt.
1	Enables SDRAM error interrupt.

[bit2] SFION: SRAM/Flash error Interrupt ON

Enables an interrupt for SRAM /Flash memory error.

bit	Description
0	Disables SRAM/Flash memory error interrupt.
1	Enables SRAM/ Flash memory error interrupt.

[bit1] SDER: SDRAM Error

This bit is used to indicate that the access to SDRAM area is executed in the condition where SDON=1 is not set in SDRAM mode register (SDMODE). At this time, the external bus interface returns an error response to the internal bus and sets this register at the same time. This bit is cleared by writing 1.

bit	Description
0	No SDRAM error exists.
1	SDRAM error exists.



[bit0] SFER: SRAM/Flash Error


This bit is used to indicate that the access is executed to an area not mapped in SRAM/Flash memory area access. At this time, the controller returns an error response to the internal bus and sets this register at the same time. This bit is cleared by writing 1.

bit	Description	
0	No SRAM/Flash memory error exists.	
1	SRAM/ Flash memory error exists.	



6.11 Division Clock Register (DCLKR)

The following shows the configuration of DCLKR.



[bit31:5] Reserved: Reserved bits

The read value is undefined.

Set this bit to 0 when writing.

[bit4] MCLKON: MCLKOUT ON

This bit is used to set the output of clock for SRAM/Flash memory (MCLKOUT) enable.

bit	Description			
0	Does not output the clock for SRAM/Flash memory (MCLKOUT). [Initial value]			
1	Outputs the clock for SRAM/Flash memory (MCLKOUT).			

Note:

After MCLKON is changed, check that the register read setting is changed.

[bit3:0] MDIV: MCLK /MSDCLK Division Ratio Setup

These bits are used to set the division ratio (1/1 to 1/16) of the division clock.

The division clock will be divided into (MDIV+1) division.

The division ratio specified with these bits is reflected to both SRAM/Flash memory clock (MCLKOUT) and SDRAM clock (MADCLK).

Set the value of the division ratio in the range that meets the following conditions.

- Set the upper limit to one-half of the maximum frequency of the base clock (HCLK).
- In order to output MCLKOUT and MSDCLK from this LSI, set the division ratio that meets the output specifications described in the Datasheet.

bit3	bit2	bit1	bit0	Description
0	0	0	0	1 division
0	0	0	1	2 division
:				i i
1	1	1	1	16 division [Initial value]

Notes:



- When you want to output the division clock, clock output setup is required with the use of GPIO.
 See a separate chapter I/O Port for the details of the setups.
 To output the MCLKOUT set MCLKON=1. To output MSDCLK, set SDRAM mode register (SDMODE) to MSDCLKOFF=0.
- When MCLKOUT is set to output by dividing the frequency by one, set MCLKON=1, and MDIV=0000.
 - When MSDCLK is set to output by dividing the frequency by one, set SDRAM mode register to MSDCLK=1 and MDIV=0000.
 - In this case, check External bus clock output Characteristics in Data sheet.
- To change the division ratio, make sure to set MCLKON=0 and SDRAM mode register (SDMODE) to MSDCLKOFF=1 before change the MDIV.
 Also, after changing the MDIV, read the registers to check that the clock division ratio was changed.
- Any change to this register during external bus accessing is prohibited.
- Cannot set REFC bit of Refresh Timer Register (REFTIM) in SDRAM operation and SDRAM Command Register (SDCMD), when the division ratio of MSDCLK is 1/9 to 1/16. (MDIV=0b1000~0b1111).



6.12 Error Status Register (EST)

The following shows the configuration of EST.

bit	31	30	29	28	27	26	25	24
Field				Rese	erved			
Attribute					-			
Initial Value					-			
bit	23	22	21	20	19	18	17	16
Field				Rese	erved			
Attribute					-			
Initial Value					-			
bit	15	14	13	12	11	10	9	8
Field				Rese	erved			
Attribute					-			
Initial Value					-			
bit	7	6	5	4	3	2	1	0
Field				Reserved				WERR
Attribute				-				R
Initial Value				-				0

[bit31:1] Reserved: Reserved bits

The read value is undefined.

Set this bit to 0 when writing.

[bit0] WERR

This bit is used to indicate the reception of error response in a write access when the continuous write access of Access Mode Register (AMODE) is enabled (WAEN=1). On the reception of error response, this bit is changed from 0 to 1. When an error response is received in the subsequent write access, the bit is rewritten to a new state.

To clear this register to be initial state, write 0 to WERRCLR bit of Error Status Clear Register (ESCLR).


When the continuous write access of Access Mode Register (AMODE) is enabled (WAEN=0) and the frequency division ratio of Division Clock Register (DCLKR) is one (MDIV=0), the state of this bit is not held in write access.

bit	Description			
0	No error response exists.			
1	Error response exists.			



6.13 Write Error Address Register (WEAD)

The WEAD register enables/disables the preceding read and continuous write access.



[bit31:0] ADDR

These bits are used to hold the AHB address at the reception of an error response on write access when the continuous write access of Access Mode Register (AMODE) is enabled (WAEN=1). When an error response is received in the subsequent write access, the bit is rewritten to a new state.

To clear this register to be initial state, write 0 to WERRCLR bit of Error Status Clear Register (ESCLR).

When the continuous write access of Access Mode Register (AMODE) is enabled (WAEN=0) and the frequency division ratio of Division Clock Register (DCLKR) is one (MDIV=0), the state of this bit is not held in write access.



6.14 Error Status Clear Register (ESCLR)

The ESCLR register initializes the error status register (EST) and write error address register (WEAD).

bit	31	30	29	28	27	26	25	24
Field	Reserved							
Attribute					=			_
Initial Value					-			
bit	23	22	21	20	19	18	17	16
Field				Rese	erved			
Attribute					=			
Initial Value					-			
bit	15	14	13	12	11	10	9	8
Field				Rese	erved			
Attribute					-			
Initial Value					-			
bit	7	6	5	4	3	2	1	0
Field				Reserved				WERRCLR
Attribute				-				W
Initial				-				1

[bit31:1] Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.


[bit0] WERRCLR: Write Error Clear

By writing 0 to this bit, the Error Status Register (EST) and Write Error Address Register (WEAD) are cleared to the initial state. bit0 is not changed to 0 by writing this bit. 0 is always read.



6.15 Access Mode Register (AMODE)

The AMODE register enables/disables the preceding read and continuous write access...



[bit31:1]Reserved: Reserved bits

The read value is undefined. Set this bit to 0 when writing.

[bit0] WAEN

This bit is used to enable/disable the preceding read and continuous write.

bit	Description
0	Disables the preceding read and continuous write request.
1	Enables the preceding read and continuous write request.

Note:

 The function of this register is enabled only when the frequency division ratio of MDIV bit of Division Clock Register (DCLKR) is set to be two or more.



7. Usage Precautions

This section explains the usage precautions for the external bus interface.

■ AC Specifications

See the data sheets for the AC specifications in each operating mode.

■ External Bus Pin and GPIO Setup

For using the GPIO as an external bus pin, it is required to set the GPIO to the external bus pin setup with the EPFR register. See Chapter I/O Port for the details.

■ Error Responses

When an access is made to an external bus area of 256MB SRAM/Flash memory address area, an area which has not been mapped with the area register, or SDRAM address area with the setting of SDRAM mode register of SDON=0, the external bus interface outputs an error response (by setting HRESP[1:0] to "01"). When this error occurs during a burst transfer, the operation of the external bus interface is not guaranteed.

■ Target Device and Functions Setups

For the setups for each function per target device, see Table 7-1.

Table 7-1 Target Device and Functions Setups

	Clock output	External RDY	Page mode	NAND Flash	Clock division
SRAM	Available	Available	Not allowed	Not allowed	Available
NOR Flash memory	Available	Not allowed	Available	Not allowed	Available
NAND Flash memory	Not allowed	Not allowed	Not allowed	Available	Available
SDRAM	Available	Not allowed	Not allowed	Not allowed	Available

Do not make a setup using page read and external RDY at the same time.

■ Rewrite Timing of Register Value

When the setup value of registers such as the timing register is rewritten from the CPU while accessing the external bus from the DMAC, written values will not be reflected until the access is completed (after the idle cycle).

■ Procedure example of configuration after power supply

When using the external bus interface, set EXBRST bit of peripheral reset control register 0 (MRST0) become 1. See setup procedure example.

If using external bus interface without executing external bus interface reset, there is a possibility that the device become runaway, because the access request to external bus interface cannot be accepted.

CHAPTER 15: SD Card Interface



This chapter explains details of the SD card interface.

- 1. Overview of SD Card Interface
- 2. Registers
- 3. MMC Boot Operation
- 4. MMC Wait IRQ
- 2. Registers is created based on SD Specifications Part A2 SD Host Controller Simplified Specification Version 3.00 (to be called SD Specifications Part A2 later in this document). Only registers having details different from those explained in SD Specifications Part A2 are explained in 2. Registers. For details of registers not explained in 2. Registers, refer to SD Specifications Part A2.



1. Overview of SD Card Interface

This section provides an overview of the SD card interface.

SD Card Specifications

An SD card compliant with the following specifications can be used with the SD card interface.

- Part 1 Physical Layer Specification Version 3.01
- Part E1 SDIO Specification Version 3.00
- Part A2 SD Host Controller Simplified Specification Version 3.00

Note:

 The SD card interface supports only two Bus Speed modes: Default Speed mode and High Speed mode.

Features

- SD bus (SPI bus not supported)
- 1-bit data bus, 4-bit data bus
- Double buffer for transfer (buffer size: 2 KB)
- Data write protect detection function
- Card detection function
- Multiple read/write transfer
- Transfer data length: 1 byte to 2048 bytes
- Read Wait Option function
- Suspend/Resume function
- Wakeup function
- Shared bus function
- Default Speed mode and High Speed mode (other Bus Speed modes not supported)
- Auto CMD23 supported
- SDMA supported
- ADMA1 supported
- MMC 4.41 supported (sequential commands not supported)
- MMC boot operation supported



2. Registers

This section explains details of registers of the SD card interface.

List of Registers of SD Card Interface

Table 2-1 List of Registers of SD Card Interface

Register Name	Reference
SDMA System Address / Argument 2 Register	2.1
Block Size Register	2.2
Block Size Register	2.3
Argument 1 Register	2.4
Transfer Mode Register	2.5
Command Register	2.6
Response Register	2.7
Buffer Data Port Register	2.8
Present State Register	2.9
Host Control 1 Register	2.10
Power Control Register	2.11
Block Gap Control Register	2.12
Wakeup Control Register	2.13
Clock Control Register	2.14
Timeout Control Register	2.15
Software Reset Register	2.16
Normal Interrupt Status Register	2.17
Error Interrupt Status Register	2.18
Normal Interrupt Status Enable Register	2.19
Error Interrupt Status Enable Register	2.20
Normal Interrupt Signal Enable Register	2.21
Error Interrupt Signal Enable Register	2.22
Auto CMD Error Status Register	2.23
Host Control 2 Register	2.24
Capabilities Register	2.25
Maximum Current Capabilities Register	2.26
Force Event Register for Auto CMD Error Status	2.27
Force Event Register for Error Interrupt Status	2.28
ADMA Error Status Register	2.29
ADMA System Address Register	2.30
Preset Value Registers	2.31
Shared Bus Control Register	2.32
Slot Interrupt Status Register	2.33
Host Controller Version Register	2.34
AHB Config Register	2.35
Power Switching Register	2.36
Tuning Setting Register	2.37
Tuning Status Register	2.38
Power Switching Interrupt Status Register	2.39



Register Name	Reference
Power Switching Interrupt Status Enable Register	2.40
Power Switching Interrupt Signal Enable Register	2.41
MMC/eSD Control Register	2.42
MMC Wait IRQ Control Register	2.43
MMC Wait IRQ Control Register	2.44
MMC Response Check Bit Register	2.45
Card Detect Setting Register	2.46

The addresses 0x000 to 0x0FF is the Standard Register defined in SD Specifications Part A2.

Notes:

- The write access to a reserved area is prohibited.
- The attributes of the registers of the SD card interface use the register attributes defined in SD Specifications Part A2. For the respective meanings of the register attributes, refer to SD Specifications Part A2.



2.1 SDMA System Address / Argument 2 Register

This register contains the physical system memory address used for DMA transfers or the second argument for the Auto CMD23.

D31		D00
	SDMA System Address / Argument 2	



2.2 Block Size Register

This register is used to configure the number of bytes in a data block.

D15	D14 D12	D11		D00
Rsvd	Host SDMA Buffer Boundary (*)		Transfer Block Size	

^{*:} The write access to Host SDMA Buffer Boundary is enabled only when the SDMA Support bit in the Capabilities Register is 1.



2.3 Block Count Register

This register is used to configure the number of data blocks.

D15		D00
	Blocks Count For Current Transfer (*)	

*: This register is divided into two registers, one for writing and another for reading.

The register for writing keeps the current value until the next access is made to this register, or a hardware reset is generated or a software reset is generated.

In addition, the read value of this register is the value of the register for reading. The content in the register for writing is written to the register for reading at the start of data transfer. The block count in the register for reading decreases whenever the transfer of 1 block of data ends.

Since the register for reading is controlled by SD_BCLK_I, if it is not synchronized with A_HCLK_I or SD_BCLK_I, a value of this register read during a transfer (The Read/Write Transfer Active bit in the Present State Register is 1.) may not be correct.



2.4 Argument 1 Register

This register contains the SD Command Argument.

D31		D00
	Command Argument	



2.5 Transfer Mode Register

This register is used to control the operation of data transfers.

D15		D06	D05	D04	D03 D02	D01	D00
	Rsvd		Multi / Single Block Select	Data Transfer Direction Select	Auto Command Enable	Block Count Enable	DMA Enable



2.6 Command Register

The Host Driver shall check the Command Inhibit (DAT) bit and Command Inhibit (CMD) bit in the Present State Register before writing to this register. Writing to the upper byte of this register triggers SD command generation. The Host Driver has the responsibility to write this register because the Host Controller does not protect for writing when the Command Inhibit (CMD) bit is set to 1.

D15 D14	D13	D08	D07 D06	D05	D04	D03	D02	D01 D00
Rsvd	Com	nmand Index	Command Type	Data Present Select	Command Index Check Enable	Command CRC Check Enable	Rsvd	Response Type Select

- *: If an Asynchronous Abort is executed while a data transfer for which Auto CMD12 Enable is selected in the Auto CMD Enable bit in the Transfer Mode Register is in progress, the operation of this macro is explained below.
 - If the macro recognizes the trigger of the Asynchronous Abort before issuing the Auto CMD12, it
 issues an Abort Command using the Asynchronous Abort. After having received the response to
 the Abort Command, the macro sets the Command Complete bit in the Normal Interrupt Status
 Register.
 - The macro ignores the trigger of the Asynchronous Abort while issuing Auto CMD12. As the Abort Command is an Auto Abort Command, the macro does not set the Command Complete bit in the Normal Interrupt Status Register to 1 even after having received the response to the Abort Command. In this situation, the completion of issuing the Abort Command is confirmed if the Transfer Complete bit in the Normal Interrupt Status Register is set to 1. Therefore, continue a data transfer until one of the conditions for setting the Transfer Complete bit is met.

Moreover, if one of the situations mentioned above occurs, execute the software reset in the Asynchronous Abort sequence after having issued the Abort Command.



2.7 Response Register

This register is used to store responses from SD cards.

	D00
Command Response 0 - 31	
	D00
Command Response 32 - 63	
	D00
Command Response 64 - 95	
	D00
Command Response 96 - 127	
	Command Response 32 - 63 Command Response 64 - 95



2.8 Buffer Data Port Register

This is a 32-bit data port register for accessing the internal buffer.

D31		D00
	Buffer Data	



2.9 Present State Register

The Host Driver can get status of the Host Controller from this 32-bit read-only register.

D31			D2	5	D24	D23	D20	D19	D18	D17	D16
Rsvd				CMD Line Signal Level	DAT[3:0] Liı	ne Signal Level	Write Protect Switch Pin Level	Card Detect Pin Level	Card State Stable	Card Inserted	
D15	D12	D11	D10	D09	D08	D07	D04	D03	D02	D01	D00
	Rsvd	Buffer Read Enable	Buffer Write Enable	Read Transfer Active	Write Transfer Active	F	Rsvd	Re-Tuning Request	DAT Line Active	Command Inhibit (DAT)	Command Inhibit (CMD)



2.10 Host Control 1 Register

This register is used to control the Host Controller.

D07	D06	D05	D04 D03	D02	D01	D00
Card Detect Signal Selection	Card Detect Test Level	Extended Data Transfer Width (*2)	DMA Select (*1)	High Speed Enable	Data Transfer Width	LED Control

^{*1:} Only when the ADMA2 Support bit in the Capabilities Register is 1 can 0b10 be written to the DMA Select bits.

^{*2:} If Slot Type bits in the Capabilities Register are 0b10, the Extended Data Transfer Width bit reflects the value of the Bus Width Present bit in the Embedded Control Register.



2.11 Power Control Register

This register is used to control the SD Bus voltage.

D07	D04	D03	D01	D00
	Rsvd		Voltage lect	SD Bus Power

^{*:} This product enters the power on state it one of the following conditions is met.

[&]quot;0b111" (setting 3.3 V) is written to the SD Bus Voltage Select bits.

[&]quot;0b110" (setting 3.0 V) is written to the SD Bus Voltage Select bits.



2.12 Block Gap Control Register

This register is used to control the block gap.

D07	D04	D03	D02	D01	D00
F	Rsvd	Interrupt At Block Gap	Read Wait Control	Continue Request	Stop At Block Gap Request



2.13 Wakeup Control Register

This register is mandatory for the Host Controller, but wakeup functionality depends on the Host Controller system hardware and software. The Host Driver shall maintain voltage on the SD Bus, by setting the SD Bus Power bit to 1 in the Power Control Register, when a wakeup event via a Card Interrupt is desired.

					1
D07		D03	D02	D01	D00
	Rsvd		Wakeup Event Enable On SD Card Removal	Wakeup Event Enable On SD Card Insertion	Wakeup Event Enable On SD Card Interrupt



2.14 Clock Control Register

At the initialization of the Host Controller, the Host Driver shall set the SDCLK Frequency Select bits according to the setting of the Capabilities Register.

D15	D08	D07 D06	D05	D04 D03	D02	D01	D00
SDCLK Frequency Se	elect	Upper Bits of SDCLK Frequency Select	Clock Generator Select	Rsvd	SD Clock Enable	Internal Clock Stable	Internal Clock Enable

Bit	Attribute		Description		
02	RW	Clock cycles elapses bef	to this bit, a period lasting for a total of 3 bus clock cycles and 2 SD fore the SD clock stops. lock by changing the setting of this bit from 0 to 1, take account of		
		Set/Reset	Condition		
		Set	1 Write		
		Reset ("0")	System reset Software Reset For All 0 Write		
		1: Ready 0: Non Ready	write a value to the SD Clock Enable bit until this bit is set to 1.		
0.4	500	Set/Reset	Condition		
01	ROC	Set	The Internal Clock Enable bit is 1 and the Internal Clock becomes stable.		
		Reset ("0")	System reset Software Reset For All Other than Set condition 1), Reset condition 1) and Reset condition 2)		
		Internal Clock Enable To control the SD card interface, set this bit to 1 before starting the internal clock. 1: Oscillate 0: Stop			
00	RW	Set/Reset	Condition		
		Set	1 Write		
			System reset		
		Reset ("0")	Software Reset For All		
			0 Write		



2.15 Timeout Control Register

At the initialization of the Host Controller, the Host Driver shall set the Data Timeout Counter Value bits according to the setting of the Capabilities Register.

D07	D04	D03	D00
Rsv	⁄d	Data Timeout	Counter Value



2.16 Software Reset Register

A reset pulse is generated when 1 is written to one of the three bits, D02 to D00, in this register.

D07	D03	D02	D01	D00
	Rsvd	Software Reset For DAT Line (*)	Software Reset For CMD Line (*)	Software Reset For All (*)

^{*:} This bit can be set to 1 only when the Internal Clock Enable bit in the Clock Control Register is 1.



2.17 Normal Interrupt Status Register

The Normal Interrupt Status Enable Register affects the read access to this register, but the Normal Interrupt Signal Enable Register does not. An interrupt is generated when its interrupt signal is enabled by its corresponding bit in the Normal Interrupt Signal Enable Register and its corresponding interrupt status bit in this register is set to 1.

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Error Interrupt		Rsvd	Re-Tuning Event	INT_C	INT_B	A_TNI	Card Interrupt	Card Removal (*1)	Card Insertion (*1)	Buffer Read Ready	Buffer Write Ready	DMA Interrupt	Block Gap Event	Transfer Complete	Command Complete

*1: The Card Removal bit is set to 1 after the Card Removal Status Enable bit in the Normal Interrupt Status Enable Register has been set to 1 and the Card Inserted bit in the Present State Register has changed its value. The Card Insertion bit is set to 1 after the Card Insertion Status Enable bit in the Normal Interrupt Status Enable Register has been set to 1 and the Card Inserted bit in the Present State Register has changed its value.

For example, with the Card Inserted bit in the Present State Register set to 1, even if the Card Insertion

Status Enable bit in the Normal Interrupt Status Enable Register is set to 1, the Card Insertion bit does not become 1. Therefore, always check the setting of the Card Inserted bit in the Present State Register when deciding whether to execute the interrupt wait process.

*2: The Card Interrupt bit can be cleared to 0 by setting the Card Interrupt Status Enable bit in the Normal Interrupt Status Enable Register to 0.

When using the SD card interface, always set the Card Interrupt Status Enable bit in the Normal Interrupt

Status Enable Register to 0 to clear the Card Interrupt bit before receiving a succeeding interrupt from the SD card.



2.18 Error Interrupt Status Register

Signals defined in this register can be enabled by the Error Interrupt Status Enable Register, but not by the Error Interrupt Signal Enable Register. An interrupt is generated when its interrupt signal is enabled by its corresponding bit in the Error Interrupt Signal Enable Register and its corresponding bit in the Error Interrupt Status Enable Register is set to 1.

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Rsvd	AHB Master Error	Auto CMD19 Error	Boot Acknowledge Error	Rsvd	Tuning Error	ADMA Error	Auto CMD12 Error	Current Limit Error	Data End Bit Error	Data CRC Error	Data Timeout Error	Command Index Error	Command End Bit Error	Command CRC Error	Command Timeout Error

Bit	Attribute	Description						
15	Rsvd	There is no Vendor Specific Error Status bit.						
		access output by this After the AHB Memor initialized only by the	This bit reads 1 when the AHB Memory I/F has received an error acknowledge to an access output by this SD card interface. After the AHB Memory I/F has received an error response, the SD card interface can be initialized only by the system reset.					
		Set/Reset	Condition					
14	ROC	Set	This bit is set to 1 if the AHB Master Error Status Enable bit in the Error Interrupt Status Enable Register is 1 and the AHB Memory I/F receives an error acknowledge. If the AHB Master Error Status Enable bit in the Error Interrupt Status Enable Register is 1 and 1 is written to the Force Event for AHB Master Error bit in the Force Event Register for Error Interrupt Status, this bit is set to 1.					
		Reset (0)	System reset The AHB Master Error Status Enable bit in the Error Interrupt Status Enable Register is 0.					



Bit	Attribute	Description						
13	RW1C	1	this bit indicates that in the execution of Auto CMD19 automatically interface, a timeout or a bus conflict error has occurred, or Condition With the Auto CMD19 Error Status Enable bit in the Error Interrupt Status Enable Register set to 1 and Auto CMD19 automatically issued by the SD card interface, if the SD card interface detects a timeout or a bus conflict while receiving a tuning pattern or re-tuning fails, this bit is set to 1. If the Auto CMD19 Error Status Enable bit in the Error Interrupt Status Enable Register is 1 and 1 is written to the Force Event for Auto CMD19 bit in the Force Event Register for Error Interrupt Status, this bit is set to 1. System reset Software Reset For All					
		Boot Acknowledge Erro	1 Write					
		This bit indicates whether the boot acknowledge data that the SD card interface h received has an error.						
		Set/Reset	Condition					
12	RW1C	Set	With the Boot Ack Enable for MMC bit in the MMC/eSD Control Register set to 1 and the Boot Acknowledge Error Status Enable bit in the Error Interrupt Status Enable Register set to 1, if the SD card interface receives the boot acknowledge data that is not 010 on the DAT0 line, this bit is set to 1. If the Boot Acknowledge Error Status Enable bit in the Error Interrupt Status Enable Register is 1 and 1 is written to the Force Event for Boot Acknowledge bit in the Force Event Register for Error Interrupt Status, this bit is set to 1.					
		Reset ("0")	System reset Software Reset For All 1 Write					



2.19 Normal Interrupt Status Enable Register

Setting a status enable bit in this register to 1 enables the interrupt status corresponding to that bit.

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Fixed to 0		Rsvd	Re-Tuning Event Status Enable	INT_C Status Enable	INT_B Status Enable	INT_A Status Enable	Card Interrupt Status Enable	Card Removal Status Enable	Card Insertion Status Enable	Buffer Read Ready Status Enable	Buffer Write Ready Status Enable	DMA Interrupt Status Enable	Block Gap Event Status Enable	Transfer Complete Status Enable	Command Complete Status Enable



2.20 Error Interrupt Status Enable Register

Setting a status enable bit in this register to 1 enables the interrupt status corresponding to that bit.

D15	D14	D13	D12	D11	D10 <u>ø</u>	D09	D08	D07	D06	D05	D04	D03	D02	D01	D0
Rsvd	AHB Master Error Status Enable	Auto CMD19 Error Status Enable	Boot Acknowledge Error Status Enable	Rsvd	Tuning Error Status Enable	ADMA Error Status Enable	Auto CMD Error Status Enable	Current limit Error Status Enable	Data End Bit Error Status Enable	Data CRC Error Status Enable	Data Timeout Error Status Enable	Command Index Error Status Enable	Command End Bit Error Status Enable	Command CRC Error Status Enable	Command Timeout Error

Bit	Attribute		Description
15	Rsvd	There is no Vendor Spe	ecific Error Status Enable bit.
14	DW	AHB Master Error Statu This bit enables the det Error Interrupt Status R 1: Enabled 0: Masked	ection of the AHB master error by the AHB Master Error bit in the
14	RW	Set/Reset	Condition
		Set	1 Write
		Reset ("0")	System reset Software Reset For All 0 Write
13	RW	Error Interrupt Status R 1: Enabled 0: Masked	ection of the Auto CMD19 error by the Auto CMD19 Error bit in the egister.
		Set/Reset	Condition
		Reset (0)	1 Write System reset Software Reset For All 0 Write
12	RW	Error bit in the Error Into 1: Enabled 0: Masked	ection of the boot acknowledge error by the Boot Acknowledge errupt Status Register.
'-		Set/Reset	Condition
		Set	1 Write
			System reset
		Reset (0)	Software Reset For All
			0 Write



2.21 Normal Interrupt Signal Enable Register

This register is used to select which interrupt status is indicate to the Host System as the interrupt.

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Fixed to 0		Rsvd	Re-Tuning Event Signal Enable	INT_C Signal Enable	INT_B Signal Enable	INT_A Signal Enable	Card Interrupt Signal Enable	Card Removal Signal Enable	Card Insertion Signal Enable	Buffer Read Ready Signal Enable	Buffer Write Ready Signal Enable	DMA Interrupt Signal Enable	Block Gap Event Signal Enable	Transfer Complete Signal Enable	Command Complete Signal Enable



2.22 Error Interrupt Signal Enable Register

This register is used to select which interrupt status is notified to the Host System as the interrupt.

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Rsvd	AHB Master Error Signal Enable	Auto CMD19 Error Signal Enable	Boot Acknowledge Error Signal Enable	Rsvd	Tuning Error Signal Enable	ADMA Error Signal Enable	Auto CMD Error Signal Enable	Current limit Error Signal Enable	Data End Bit Error Signal Enable	Data CRC Error Signal Enable	Data Timeout Error Signal Enable	Command Index Error Signal Enable	Command End Bit Error Signal Enable	Command CRC Error Signal Enable	Command Timeout Error

Bit	Attribute			Description						
15	Rsvd	TI	nere is no Vendor Spec	cific Error Signal Enable bit.						
14	RW	TI M 1:	•	I Enable out of the interrupt for the AHB master error detected by the AHB rror Interrupt Status Register.						
14	RVV		Set/Reset	Condition						
			Set	1 Write						
			Reset (0)	System reset Software Reset For All 0 Write						
13	RW	TI C 1:	·	al Enable out of the interrupt for the Auto CMD19 error detected by the Auto crror Interrupt Status Register.						
13	RVV		Set/Reset	set Condition						
			Set	1 Write						
			Reset (0)	System reset Software Reset For All 0 Write						
12	RW	TI B:	oot Acknowledge Error Enabled Masked	out of the interrupt for the boot acknowledge error detected by the bit in the Error Interrupt Status Register.						
'-	1144		Set/Reset	Condition						
			Set	1 Write						
			Reset (0)	System reset Software Reset For All						
				0 Write						



2.23 Auto CMD Error Status Register

This register is used to indicate the CMD12 response error of Auto CMD12 and the CMD23 response error of Auto CMD23.

D15	D08	D07	D06 D05	D04	D03	D02	D01	D00
Rsvd		Command Not Issued by Auto CMD12 Error	Rsvd	Auto CMD Index Error	Auto CMD End Bit Error	Auto CMD CRC Error	Auto CMD Timeout Error	Auto CMD12 not executed



2.24 Host Control 2 Register

This register is used to control the Host Controller.

D15	D14	D13		D08	D07	D06	D05 D04	D03	D02	
Preset Value Enable	Asynchronous Interrupt Enable (*1)		Rsvd		Sampling Clock Select	Execute Tuning (*2)	Driver Strength Select	1.8V Signaling Enable		UHS Mode Select

^{*1:} Regardless of the setting of this bit, the SD card interface handles all interrupts of interrupt periods except the interrupt period at the data block gap as asynchronous interrupts. Therefore, the interrupt reception control logic does not use the setting of this bit.

Clock Control Register to 0x00.

^{*2:} Before setting the Execute Tuning bit in Divided Clock Mode, set the SDCLK Frequency Select bits in



2.25 Capabilities Register

This register provides the Host Driver with information specific to the Host Controller implementation.

D63					D56			D55					D48	
		Rs	svd							Clock M	1ultiplier			
D47 D46	D45	D44	D43	3	[040	D39	D38	D37	D36	D35	D34	D33	D32
Re-Tuning Modes	Use Tuning for SDR50	Rsvd	Time	r Count	for Re-T	uning	Rsvd	Driver Type D Support	Driver Type C Support	Driver Type A Support	Rsvd	DDR50 Support	SDR104 Support	SDR50 Support
D31 D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
Slot Type	Asynchronous Interrupt Support	64-bit System Bus Support	Rsvd	Voltage Support 1.8V	Voltage Support 3.0V	Voltage Support 3.3V	Suspend/Resume Support	SDMA Support	High Speed Support	Rsvd	ADMA2 Support	8-bit Support for Embedded Device		Max Block Length
D15					D08		D07	D06	С	05			D0	0
В	ase Cloc	k Freque	ency For	· SD Clo	ck		Timeout Clock Unit	Rsvd		Time	eout Cloc	ck Frequ	ency	



Bit	Attribute	Description							
63-56	Rsvd	Reserved							
55-48	Hwlnit	Clock Multiplier This field indicates the multiplier to be used by the clock generator in Programmable Clock Mode. *: This Family does not use this field. Bit value							
47-46	Hwlnit	Re-Tuning Modes This field selects a Re-Tuning Mode. *: This Family does not use this field. Bit value Ob00 Re-Tuning Mode 1 Ob01 Re-Tuning Mode 2 Ob10 Re-Tuning Mode 3 Ob11 Reserved							
45	Hwlnit	Use Tuning for SDR50 This bit is set to "1" if the Host requires tuning to operate SDR50. The value of the CR_TUNSDR50_I pin is reflected in this bit. 1: SDR50 (tuning required) 0: SDR50 (tuning not required) *: This Family does not use this field.							
44	Rsvd	Reserved							
43-40	Hwlnit	Timer Count for Re-Tuning This field indicates the value of the Re-Tuning Timer. *: This Family does not use this field. Bit value Value of Re-Tuning Timer 0x0 Re-Tuning Timer disabled 0x1 1 second 0x2 2 seconds 0x3 4 seconds 0x4 8 seconds N 2(n-1) seconds 0xB 1024 seconds 0xC to 0xE Reserved 0xF Get information from other source							
39	Rsvd	Reserved							



Bit	Attribute	Description
		Driver Type D Support
		This bit indicates whether Driver Type D is supported in UHS-I.
38	HwInit	1: Driver Type D is supported.
		0: Driver Type D is not supported.
		Driver Type C Support
37	Hwlnit	This bit indicates whether Driver Type C is supported in UHS-I.
31	HWIIII	1: Driver Type C is supported.
		0: Driver Type C is not supported.
		Driver Type A Support
36	HwInit	This bit indicates whether Driver Type A is supported in UHS-I.
30	1 IVVIIIC	1: Driver Type A is supported.
		0: Driver Type A is not supported.
35	Rsvd	Reserved
		DDR50 Support
34	HwInit	1: DDR50 is supported.
		0: DDR50 is not supported.
		SDR104 Support
33	HwInit	1: SDR104 is supported.
		0: SDR104 is not supported.
		SDR50 Support
32	HwInit	1: SDR50 is supported.
		0: SDR50 is not supported.
		Slot Type This field indicates the type of eletanced
		This field indicates the type of slot used.
		0b00: Removable Card Slot 0b01: Embedded Slot for One Device
31-30	HwInit	0b01: Embedded Slot for One Device 0b10: Shared Bus Slot
31-30	Tivviiit	0b10: Shared bus Slot 0b11: Reserved
		ODTI. Neserveu
		If the Shared Bus Slot is used (0b10), the SD card interface supports the Shared Bus
		Control Register.
		Asynchronous Interrupt Support
29	HwInit	The value of this bit is fixed at 1.
		The asynchronous interrupt is supported.
		64-bit System Bus Support
28	HwInit	The value of this bit is fixed at 0.
		The 64-bit system bus support is not supported.
27	Rsvd	Reserved
		Voltage Support 1.8V
26	HwInit	1: 1.8 V power supply is supported.
		0: 1.8 V power supply is not supported.
		Voltage Support 3.0V
25	HwInit	1: 3.0 V power supply is supported.
		0: 3.0 V power supply is not supported.



Bit	Attribute	Description								
		Voltage Support 3.3V								
24	Hwlnit	1: 3.3 V power supply is supported.								
		0: 3.3 V power supply is not supported.								
		Suspend/Resume Support								
23	Hwlnit	The value of this bit is fixed at 1.								
		The Suspend/Resume function is supported.								
		SDMA Support								
22	HwInit	1: SDMA is supported.								
		0: SDMA is not supported.								
		High Speed Support								
21	Hwlnit	The value of this bit is fixed at 1.								
		The High Speed mode is supported.								
20	Rsvd	Reserved								
		ADMA2 Support								
19	HwInit	1: ADMA2 is supported.								
		0: ADMA2 is not supported.								
		8-bit Support for Embedded Device								
18	HwInit	1: 8-bit bus width is supported.								
		0: 8-bit bus width is not supported.								
		Max Block Length								
		This field indicates the maximum block size of data that can be transferred to the buffer of								
		the Host Controller.								
17-16	HwInit	0b00: 512 bytes								
		0b01: 1024 bytes								
		0b10: 2048 bytes								
		0b11: Reserved								
		Base Clock Frequency For SD Clock								
		This field indicates the base clock frequency.								
		The base clock frequency can be selected from 1 MHz to 255 MHz								
		Bit value Value of Re-Tuning Timer								
15-08	R HwInit	0xFF 255 MHz								
		0x02 2 MHz								
		0x01 1 MHz								
		0x00 Get information with another method								
		Timeout Clock Unit								
		This bit indicates the unit of clock frequency for detecting the Data Timeout Error.								
07	HwInit	0: kHz								
		1: MHz								
06	Rsvd	Reserved								
		Timeout Clock Frequency								
05-00	Hwlnit	This bit indicates the clock frequency for detecting the Data Timeout Error.								
03-00	I IVVIIIIL	Not 0: 1 kHz to 63 kHz or 1 MHz to 63 MHz								
		"000000": Get information with another method								



2.26 Maximum Current Capabilities Register This register indicates the maximum current capability for each voltage.

	D63						D32
				Rsvd			
D31	D24	D23	D16	D15	D08	D07	D00
R	svd	Maximum Cu	rrent for 1.8 V	Maximum Cu	urrent for 3.0 V	Maximum C	urrent for 3.3 V

Bit	Attribute		Description
63-32	Rsvd	Reserved	
31-24	Rsvd	Reserved	
		Maximum Curr	ent for 1.8 V
		Bit value	Current Value
		0	Get information via another method
23-16	HwInit	1	4 mA
23-10	HIVVIIIL	2	8 mA
		3	12 mA
		255	1020 mA
		Maximum Curro	ent for 3.0 V Current value
		0	Get information via another method
15-08	HwInit	1	4 mA
15-06	HWIIIIL	2	8 mA
		3	12 mA
		255	1020 mA
		Maximum Curre	ent for 3.3 V
		Bit value	Current value
		0	Get information via another method
07.00	1.1	1	4 mA
07-00	HwInit	2	8 mA
		3	12 mA
		255	1020 mA



2.27 Force Event Register for Auto CMD Error Status

The Force Event Register for Auto CMD Error Status is not a physically implemented register, but is an address to which the settings of the Auto CMD Error Status Register can be written.

D15	D08	D07	D06 D05	D04	D03	D02	D01	D00
Rsvd		Force Event for Command Not Issued by Auto CMD12 Error	Rsvd	Force Event for Auto CMD Index Error	Force Event for Auto CMD End Bit Error	Force Event for Auto CMD CRC Error	Force Event for Auto CMD Timeout Error	



2.28 Force Event Register for Error Interrupt Status

The Force Event Register for Error Interrupt Status is not a physically implemented register, but is an address to which the settings of the Error Interrupt Status Register can be written.

D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Rsvd	Force Event for AHB Master Error	Force Event for Auto CMD19 Error	Force Event for Boot Acknowledge Error	Rsvd	Force Event for Tuning Error	Force Event for ADMA Error	Force Event for Auto CMD12 Error	Force Event for Current limit Error	Force Event for Data End Bit Error	Force Event for Data CRC Error	Force Event for Data Timeout Error	Force Event for Command Index Error	Force Event for Command End Bit Error	Force Event for Command CRC Error	Force Event for Command Timeout Error

Bit	Attribute			Description				
15	Rsvd	Т	here is no Force Event	for Vendor Specific Error Status bit.				
14	WO	Ti fo	Force Event for AHB Master Error This bit selects whether the AHB Master Error bit in the Error Interrupt Status Register is forced to become 1. 1: An interrupt is generated. 0: No interrupt is generated.					
14	VVO		Set/Reset	Condition				
			Set	1 Write				
			Reset (0)	System reset Software Reset For All 0 Write				
13	WO	To for	orce Event for Auto CM his bit selects whether to reed to become 1. An interrupt is generat	the Auto CMD19 Error bit in the Error Interrupt Status Register is ed.				
13	VVO		Set/Reset	Condition				
			Set	1 Write				
			Reset (0)	System reset Software Reset For All 0 Write				



Bit	Attribute		Description				
		Force Event for Boot Ac This bit selects whether Register is forced to be 1: An interrupt is genera 0: No interrupt is genera	whether the Boot Acknowledge Error bit in the Error Interrupt Status d to become 1. generated.				
12	WO	Set/Reset	Condition				
		Set	1 Write				
		Reset (0)	System reset Software Reset For All 0 Write				
		Force Event for Tuning This bit selects whether to become 1. 1: An interrupt is genera 0: No interrupt is genera	the Tuning Error bit in the Error Interrupt Status Register is forced ated.				
10	WO	Set/Reset	Condition				
		Set	1 Write				
		Reset (0)	System reset Software Reset For All 0 Write				



2.29 ADMA Error Status Register

If an ADMA Error Interrupt occurs, the ADMA Error States field in this register holds the ADMA state and the ADMA System Address Register holds the address around the error descriptor.

D07		D03	D02	D01 D00
	Rsvd		ADMA Length Mismatch Error	ADMA Error States



2.30 ADMA System Address Register

This register contains the physical Descriptor address used for ADMA data transfer.

D63		D00
	ADMA System Address	



2.31 Preset Value Registers

The Preset Value Registers consist of the following registers for different speed modes as shown below.

Offset	Preset Value Register	Signal Voltage
0x060	Preset Value for Initialization	3.3 V or 1.8 V
0x062	Preset Value for Default Speed	3.3 V
0x064	Preset Value for High Speed	3.3 V
0x066	Preset Value for SDR12	1.8 V
0x068	Preset Value for SDR25	1.8 V
0x6A	Preset Value for SDR50	1.8 V
0x06C	Preset Value for SDR104	1.8 V
0x06E	Preset Value for DDR50	1.8 V

Each of the 8 Preset Value Registers has the following bit configuration.

D15 D14	D13 D11	D10	D09		D00
Driver Strength Select Value	Rsvd	Clock Generator Select Value		SDCLK Frequency Select Value	



2.32 Shared Bus Control Register

The devices on a shared bus are not intended to be controlled by the Standard Host Driver.

D31	D30 D24	D23	D22 D20	D19	D18 D16	D15	D14 D08	D07 D06	D05 D04	D03	D02 D00
Rsvd	Back-End Power Control	Rsvd	Interrupt Pin Select	Rsvd	Clock Pin Select	Rsvd	Bus Width Preset	Rsvd	Number of Interrupt Input Pins	Rsvd	Number of Clock Pins

Bit	Attribute		Description				
31	Rsvd	Reserved					
30-24	RW	Back-End Power Control Each bit in this field controls the back-end power supply of an embedded device Settings: 0: The back-end power is off. 1: The back-end power is supplied.					
		Set/Reset	Condition				
		Set	1 Write				
			System reset				
		Reset (0)	Software Reset For All				
			0 Write				
23	Rsvd	Reserved					
22-20	RW	Interrupt Pin Select This field enables interrupt pin inputs. Settings: 0b000: An interrupt is detected by the interrupt cycle. 0bxx1: INT_A is enabled. 0bx1x: INT_B is enabled. 0b1xx: INT_C is enabled.					
		Set/Reset	Condition				
		Set	1 Write				
		Reset (0)	System reset Software Reset For All				
		Reset (0)	0 Write				
		U vvnte					
19	Rsvd	Reserved	Reserved				



Bit	Attribute		Description			
18-16	RW	Clock Pin Select This field selects a clock pin output. Settings: 0b000: Clock pins are disabled. 0b001: CLK[1](SD_CLK) is selected. 0b010: CLK[2](SD_CLK) is selected: "0b111": CLK[7](SD_CLK) is selected. Set/Reset Condition				
		Set	1 Write			
			System reset			
		Reset (0)	Software Reset For All			
			0 Write			
15	Rsvd	Reserved				
14-08	Hwlnit	Bus Width Preset Each bit in this field indicates the bus width of an embedded device. Settings:: 0: 4-bit bus width mode				
07-06	Dovid	1: 8-bit bus width mode				
07-06	Rsvd	Reserved	tt Dina			
05-04	HwInit	Number of Interrupt Input Pins This field indicates the number of interrupt input pins supported. Settings: 0b00: No interrupt input pin is supported. 0b01: INTA is supported. 0b10: INTA and INTB are supported. 0b11: INTA, INTB and INTC are supported.				
03	Rsvd	Reserved				
02-00	Hwlnit	Number of Clock Pins This field indicates the number of clock pins supported. Settings: 0b000: The shared bus is not supported. 0b001: 1 SDCLK pin is supported. 0b010: 2 SDCLK pins are supported				
		0b111: 7 SDCLK pins ar	re supported.			



2.33 Slot Interrupt Status Register

This register indicates the logical OR of the interrupt signal and wakeup signal for each slot.

D15	D08	D07	D00
	Rsvd	l	nterrupt Signal For Each Slot

^{*:} Since this Family does not support multiple slots, it does not have this register.



2.34 Host Controller Version Register

This register indicates the vendor version number and the specification version number.

D15	D08	D07	D00
Ve	ndor Version Number	S	pecification Version Number

Bit	Attribute	Description
		Vendor Version Number
15-08	Hwlnit	This field indicates the vendor version number.
		The value of this field is fixed at 0x01.
		Specification Version Number
		This field indicates the specification version number.
07-00	HwInit	
		The value of this field is fixed at 0x02 (compliant with SD Host Specification Version
		3.00).



2.35 AHB Config Register

This register controls the configuration of the AHB bus.

D31						D	16	
	Rsvd							
D15	D07	D06	D05	D04	D03	D02	D01	D00
Rsvd		Big/Little Endian Select	BSLOCK SEL	BSLOCK	NBNIS		INCRSEL	-

Bit	Attribute		Description				
31-07	Rsvd	Reserved					
		Big/Little Endian Select This bit selects the endianness from big endian and little endian. 0: Selects little endian. 1: Selects big endian. *: For this Family, set this bit to 0.					
		Set/Reset	Condition				
06	RW	Set	1 Write However, no value can be written to this bit during the DMA transfer.				
		Reset (0)	System reset 0 Write However, no value can be written to this bit during the DMA transfer.				
		0: The bus lock is used	od of controlling the bus lock. I while 1 packet (512 bytes) is being transferred. I during the DMA transfer.				
		Set/Reset	Condition				
05	RW	Set	Write However, no value can be written to this bit during the DMA transfer.				
		Reset (0)	XRESET_I 0 Write However, no value can be written to this bit during the DMA transfer.				



Bit	Attribute		Description				
		BSLOCK This bit is for using the bus lock function. 0: Disables the bus lock function. 1: Enables the bus lock function. If this bit is set to 1, the operation of the bus lock selected in the BSLOCKSEL bit in this register is to be executed.					
04	RW	Set/Reset	Condition				
04 F	TXV	Set	1 Write However, no value can be written to this bit during the DMA transfer.				
		Reset (0)	XRESET_I 0 Write However, no value can be written to this bit during the DMA transfer.				
		SINEN This bit selects the burst type for the byte transfer (out transfer only) up to the word boundary and for the word transfer up to the fixed burst boundary selected by INCRSEL[2:0]. 0: INCR is used. 1: SINGLE is used.					
		Set/Reset	Condition				
03	RW	Set	Write However, no value can be written to this bit during the DMA transfer.				
		Reset (0)	XRESET_I 0 Write However, no value can be written to this bit during the DMA transfer.				



Bit	Attribute		Description
02-00	RW	transfer. 0b000: INCR4, INCR8 and INCR 0b001: INCR4 is used. 0b010: INCR8 is used. 0b010: INCR8 and INCR8 are us 0b100: INCR16 is used. 0b101: INCR4 and INCR16 are 0b110: INCR4 and INCR16 are 0b111: INCR4, INCR8 and INCR	used. used. used. R8 are used. the address (AM_HADDR_O) is on one of the following ansfer size, the DMA controller automatically chooses a wing priority order from top to bottom: INCR16, INCR8, unsfer. = 0b000000 = 0b000000
		Set/Reset	Condition
		Set	Write However, no value can be written to this bit during the DMA transfer.
		Reset (0)	XRESET_I 0 Write However, no value can be written to this bit during the DMA transfer.

Example of setting SINEN and INCSEL[2:0] are given below.

Example 1)

If SINEN is 0 and INCRSEL[2:0] are 0b000, the DMA controller executes all DMA transfers using INCR (undefined length burst).

Example 2)

If SINEN is 1 and INCRSEL[2:0] are 0b000, the DMA controller executes all DMA transfers using SINGLE (single transfer).

Example 3)

If SINEN is 0 and INCRSEL[2:0] are 0b111, if the address in the AHB fixed length burst is on one of the boundaries, the DMA controller uses one of INCR4, INCR8 and INCR16.

If the AHB fixed length burst boundaries of INCR4, INCR8 and INCR16 are the same, depending on the transfer size, the DMA controller automatically chooses a burst type according to the following priority order from top to bottom: INCR16, INCR8, INCR4, and executes a DMA transfer.

If the AHB fixed length burst boundary does not fall on any of the boundaries shown above, the DMA controller uses INCR (undefined length burst) to execute a DMA transfer.

CHAPTER 15: SD Card Interface



Example 4)

If SINEN is 1 and INCRSEL[2:0] are 0b111, if the address in the AHB fixed length burst is on one of the boundaries, the DMA controller uses one of INCR4, INCR8 and INCR16.

If the AHB fixed length burst boundaries of INCR4, INCR8 and INCR16 are the same, depending on the transfer size, the DMA controller automatically chooses a burst type according to the following priority order from top to bottom: INCR16, INCR8, INCR4, and executes a DMA transfer.

If the AHB fixed length burst boundary does not fall on any of the boundaries shown above, the DMA controller uses SINGLE (single transfer) to execute a DMA transfer.



2.36 Power Switching Register

This register controls power switching of the SD card interface.

D31		D	16	
	Rsvd			
D15		D02	D01	D00
	Rsvd		I/O Register Selecting	Auto Power Switching Enable

Bit	Attribute		Description					
31-02	Rsvd	Reserved	Reserved					
01	RW	I/O Register Selecting In the case of controlling power switching by software, this bit selects the register used in controlling power switching by software. *: This Family does not use this bit. "0": Selects I/O Control 2. "1": Selects I/O Control 1.						
		Set/Reset	Condition					
		Set	1 Write					
			System reset					
		Reset (0)	Software Reset For All					
			0 Write					
00	RW	0: Voltage switching is	er voltage switching is controlled by hardware or software. controlled by software. controlled by hardware.					
		Set/Reset	1 Write					
		Set	System reset					
		Reset (0)	Software Reset For All					
		1.0001 (0)	0 Write					



2.37 Tuning Setting Register

This register controls the settings for tuning.

D31	D31 D28		D2	7		024	D23	D17	D16
	Rsvd	Data Timeout Counter Value For Auto Re-Tuning				Rsvd		CMD Conflict Check Disable	
D15	D13	D12	D11	D10	D09	D08	D07	DOC)
Rsvd		Re-Tuning Range Select	Re-Tuning Tap Select	Tuning Error Border Select	Tuning Phase Select Enable	Tuning Point	: Select		

^{*:} This Family does not support tuning or re-tuning.

Bit	Attribute		Description					
31-28	Rsvd	Reserved						
27-24	RW	In Re-Tuning re-tuning (re-	Mode 3, the tuning by C s field are the ster.	CMD19) triggered by a request ne same as those of Data Time MCLK (SD_TOCLK_I) 2227 2226	counter value used in automatic trigger from SD_RT_REQ_I. eout Counter Value in the Timeout			
		Set/Reset Condition						
		Set	Set 1 Write					
		System reset						
		Reset (0)						
				0 Write				



Bit	Attribute	Description		
		*: For this Family, set th	bles the CMD bus conflict check. nis bit to 1.	
40	5144	0: Enables the CMD but 1: Disables the CMD but		
16	RW	Set/Reset	Condition	
		Set	1 Write	
			System reset	
		Reset (0)	Software Reset For All	
		, ,	0 Write	
15-13	Rsvd	Reserved		
12-11	RW	Re-Tuning Range Select This field sets the phase check range for setting the Re-Tuning Request bit in Re-Tuning Mode 2 and Re-Tuning Mode 3. Select an appropriate range according to the value of the 8 Phase Tuning/Re-Tuning Result bits in the Tuning Status Register. (For instance, if the value of the 8 Phase Tuning/Re-Tuning Result bits is 0b11100000, select 0b00.) If an inappropriate range is set, the normal operation of the SD card interface is not guaranteed. 0b00: The SD card interface checks the range of ±1. 0b01: The SD card interface checks the range of ±2. 0b10: The SD card interface checks the range of ±3. 0b11: Reserved		
		Set/Reset	Condition	
		Set	1 Write	
		Reset (0)	System reset Software Reset For All Writing "0" to the Sampling Clock Select bit in the Host Control 2 Register 0 Write	



Bit	Attribute		Description
10 RW		0: 8 phases is processe 1: 3 phases (current pha This bit can be set to 1 of Result bits in the Tuning	ase and two adjacent phases) is processed in re-tuning. only when 3 or more bits of the 8 Phase Tuning/Re-Tuning g Status Register are 1. the setting of the Re-Tuning Mode bit as shown below.
		Set/Reset	Condition
		Set	1 Write
		Reset (0)	System reset Software Reset For All Writing 0 to the Sampling Clock Select bit in the Host Control 2 Register 0 Write
09	RW	Tuning Border Error Select This bit sets the border for tuning fail in tuning/re-tuning (8 phases). 0: If the SD card interface has properly received from the SD card 3 phases or more of test pattern, it considers that tuning is successful. 1: If the SD card interface has properly received from the SD card 1 phase or more of test pattern, it considers that tuning is successful. If the Re-Tuning Tap Select bit is set to 1, the setting of this bit becomes invalid. Regardless of the setting of this bit, if the SD card interface has properly received from the SD card 2 phases or more of test pattern, it considers that tuning is successful. Set this bit according to the setting of the Re-Tuning Mode bit as shown below. Re-Tuning Mode 1: 0 or 1 Re-Tuning Mode 2: 0	
		Re-Tuning Mode 3: 0 Set/Reset	Condition
		Set	1 Write
		Reset (0)	System reset Software Reset For All Writing 0 to the Sampling Clock Select bit in the Host Control 2 Register 0 Write



Bit	Attribute	Description		
		O: Disables reselecting to Enables reselecting to In the case of determining Completed, when there is	ase for tuning/re-tuning through software. the phase through software. the phase through software. the phase through software, after tuning/re-tuning has been as no communication, set this bit to 1 and select the desired	
08	RW	'	nt Select bit simultaneously.	
		Set/Reset	Condition	
		Reset (0)	1 Write System reset Software Reset For All Writing 0 to the Sampling Clock Select bit in the Host Control 2 Register Automatic clearing to 0 after writing 1	
07-00	RW	Tuning Point Select These bits select the phase to be used in determining the phase for tuning/re-tuning through software (Tuning Phase Select Mode bit = 1). 0b00000001: Selects the zeroth phase. 0b0000010: Selects the first phase. 0b0000100: Selects the second phase. 0b00001000: Selects the third phase. 0b00010000: Selects the fourth phase. 0b00100000: Selects the fifth phase. 0b01000000: Selects the sixth phase. 0b10000000: Selects the seventh phase. 1t is prohibited to set these bits to any value not listed above.		
		Set/Reset	Condition	
		Set	1 Write	
		Reset (0)	System reset Software Reset For All Writing 0 to the Sampling Clock Select bit in the Host Control 2 Register 0 Write	



2.38 Tuning Status Register

This register indicates the reference phase selected and re-tuning results.

D31		D24		D23	D16
	Rsvd				Present Tuning point
D15	D11	D10 [D08	D07	D00
Rsvd		3 Phase Re-Ti Result	uning		8 Phase Tuning/Re-Tuning Result

^{*:} This Family does not support tuning or re-tuning.

Bit	Attribute	Description		
31-24	Rsvd	Reserved		
31-24 23-16	Rsvd	Present Tuning point These bits indicate the r They are updated after t If the phase is changed been set in the Tuning F Ob00000001: The zerott Ob000000100: The first p Ob00000100: The secor Ob00001000: The third p Ob0010000: The fourth Ob00100000: The fifth p Ob01000000: The sixth	reference phase currently selected. tuning/re-tuning has been completed. through software, these bits are updated after the new phase has Point Select bits in the Tuning Setting Register. In phase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. Thase has been selected. The phase has	
15-11	Rsvd	Reserved	Writing 0 to the Sampling Clock Select bit	



Bit	Attribute		Description		
		3 Phase Re-Tuning Re	sult		
		These bits indicate the result of re-tuning for 3 phases.			
		Bit 10 indicates the res	ult of re-tuning in the phase after the current phase.		
		Bit 09 indicates the res	ult in the phase currently selected.		
		Bit 08 indicates the res	ult of re-tuning in the phase before the current phase.		
10-08	ROC	SD card.	card interface could not properly receive a test pattern from the card interface has properly received a test pattern from the SD		
		These bits are valid wh	en the Re-Tuning Tap Select bit in the Tuning Setting Register is		
		Set/Reset	Condition		
		Set			
		OCI	System reset		
		Reset (0)	Software Reset For All		
		110001 (0)	Writing 0 to the Sampling Clock Select bit		
		O Dhaca Tuning/Da Tu			
		8 Phase Tuning/Re-Tuning Result These hits indicate the results of 8 phase tuning/re tuning			
		These bits indicate the results of 8-phase tuning/re-tuning. Bit 07 indicates the result in the seventh phase.			
		Bit 06 indicates the result in the seventh phase.			
		Bit 05 indicates the result in the sixth phase.			
		Bit 04 indicates the result in the fourth phase.			
		Bit 03 indicates the result in the fourth phase. Bit 03 indicates the result in the third phase.			
		Bit 02 indicates the result in the second phase.			
		Bit 01 indicates the result in the first phase.			
		Bit 00 indicates the res	•		
07-00	ROC		card interface could not properly receive a test pattern from the		
		SD card.			
		1: Indicates that the SD	card interface has properly received a test pattern from the SD		
		card.			
		Set/Reset	Condition		
		Set			
			System reset		
		Reset (0)	Software Reset For All		
			Writing 0 to the Sampling Clock Select bit		



2.39 Power Switching Interrupt Status Register

This register indicates the respective statuses of 1ms wait interrupt and 5ms wait interrupt.

D31		D1	16	
	Rsvd			
D15		D02	D01	D00
	Rsvd		1ms Wait Interrupt	5ms Wait Interrupt

^{*:} This Family does not support power switching.

Bit	Attribute	Description		
31-02	Rsvd	Reserved		
01 RW1C		Switching Enable bit in table *1: If the operating frequency wait has ended.	en power switching is controlled through hardware (Auto Power the Power Switching Register = 1). June 20 de Hz, the 1ms wait interrupt is generated after a 1 ms acy is 100 kHz, the 1ms wait interrupt is generated after a 4 ms Condition	
		Set	End of 1 ms wait	
		Reset (0)	System reset Software Reset For All 1 Write	
00	RW1C	5ms Wait Interrupt This bit (*2) is used when power switching is controlled through hardware (Auto Power Switching Enable bit in the Power Switching Register = 1). *2: If the operating frequency is 400 kHz, the 1ms wait interrupt is generated after a 5 ms wait has ended. (If the operating frequency is 100 kHz, the 1ms wait interrupt is generated after a 20 ms wait has ended.)		
		Set/Reset	Condition	
		Set	End of 5 ms wait	
		Reset (0)	System reset Software Reset For All 1 Write	



2.40 Power Switching Interrupt Status Enable Register

This register enables the generation of interrupts caused by the 1ms Wait Interrupt bit and the 5ms Wait Interrupt bit in the Power Switching Interrupt Status Register.

D31		D	16	
	Rsvd			
D15		D02	D01	D00
	Rsvd		1ms Wait Interrupt Status Enable	5ms Wait Interrupt Status Enable

^{*:} This Family does not support power switching.

Bit	Attribute	Description		
31-02	Rsvd	Reserved		
		Register.	us Enable s Wait Interrupt bit in the Power Switching Interrupt Status ion of the interrupt caused by the 1ms Wait Interrupt bit.	
01	RW	1: Enables the generati	on of the interrupt caused by the 1ms Wait Interrupt bit.	
		Set/Reset	Condition	
		Set	1 Write	
			System reset	
		Reset (0)	Software Reset For All	
			0 Write	
00	RW	5ms Wait Interrupt Status Enable This bit enables the 5ms Wait Interrupt bit in the Power Switching Interrupt Status Register. 0: Disables the generation of the interrupt caused by the 5ms Wait Interrupt bit. 1: Enables the generation of the interrupt caused by the 5ms Wait Interrupt bit.		
		Set/Reset	Condition	
		Set	1 Write	
			System reset	
		Reset (0)	Software Reset For All	
			0 Write	



2.41 Power Switching Interrupt Signal Enable Register

This register enables the generation of interrupts caused by the 1ms Wait Interrupt bit and the 5ms Wait Interrupt bit in the Power Switching Interrupt Status Register.

D31		D1	6	
	Rsvd			
D15		D02	D01	D00
	Rsvd		1ms Wait Interrupt Signal Enable	5ms Wait Interrupt Signal Enable

^{*:} This Family does not support power switching.

Bit	Attribute		Description	
31-02	Rsvd	Reserved		
		1ms Wait Interrupt Signal Enable This bit enables the generation of the interrupt caused by the 1ms Wait Interrupt bit in the Power Switching Interrupt Status Register.		
l .			tion of the interrupt caused by the 1ms Wait Interrupt bit.	
01	RW		ion of the interrupt caused by the 1ms Wait Interrupt bit.	
		Set/Reset	Condition	
	1	Set	1 Write	
	1		System reset	
	1	Reset (0)	Software Reset For All	
			0 Write	
00	5ms Wait Interrupt Signal Enable This bit enables the generation of the interrupt caused by the 5ms Wait Interrupt b Power Switching Interrupt Status Register. 0: Disables the generation of the interrupt caused by the 5ms Wait Interrupt bit 1: Enables the generation of the interrupt caused by the 5ms Wait Interrupt bit			
		Set/Reset	Condition	
		Set	1 Write	
			System reset	
	1	Reset (0)	Software Reset For All	
			0 Write	



2.42 MMC/eSD Control Register

This register controls the operations of the MMC/eSD.

D31						D19		D18	D17	D16
Rsvd								Boot Mode Enable for MMC	Boot Auto Abort Enable for MMC	Boot Ack Enable for MMC
D15	D10	D09	D08	D07		D04	D03	D02	D01	D00
Rsvd		CMD / DAT Delay Select	MMC DDR Select		Rsvd		VCCQ Control for MMC	VCC Control for MMC	RST_n Control for MMC	Lock-Reset Control for eSD

Bit	Attribute	Description				
31-19	Rsvd	Reserved				
18	RSVd	Boot Mode Enable for MMC This bit enables the boot mode of the MMC. The execution of the boot operation in boot mode is triggered by this bit being 1 and a write access to the Command Register. For any other communication, including the boot operation in alternative boot mode, execute such communication operation by setting this bit to 0 and making a write access to the Command Register. In addition, while a boot operation in boot mode is being executed, an Asynchronous Abort can be executed on the boot operation in boot mode. If the Asynchronous Abort has been enabled, always executes a software reset after executing an Asynchronous Abort. 0: Disables the boot operation in boot mode. 1: Enables the boot operation in boot mode.				
		Set/Reset	Condition			
		Set	1 Write			
			System reset			
		Reset (0)	Software Reset For All			
			0 Write			



Bit	Attribute		Description	
17 RW		Boot Auto Abort Enable for MMC This bit controls whether the SD card interface automatically executes the boot abort of the boot operation of the MMC. If this bit is 1, the SD card interface automatically executes boot abort of the boot operation and alternative boot operation. With the Block Count Enable bit set to 1, the SD card interface aborts the boot operation after completing the transfer of data of the block count specified. After having detected an end attribute in an ADMA transfer, the SD card interface aborts the boot operation. 0: The SD card does not automatically abort the boot operation. 1: The SD card automatically aborts the boot operation.		
		Set/Reset	Condition	
			1 Write	
		Reset (0)	System reset Software Reset For All 0 Write	
16	RW	Boot Ack Enable for MMC This bit enables or disables 0: Disables the boot ackno 1: Enables the boot ackno	_	
10	KW	Set/Reset	Condition	
		Set	1 Write	
			Reset (0)	System reset Software Reset For All 0 Write
15-10	Rsvd	Reserved		
09	RW	CMD / DAT Delay Select This bit determines whether *: For this Family, set this bit 0: CMD / DAT is not delayed 1: CMD / DAT is delayed bits	oit to 1.	
		Set/Reset	Condition	
		Reset (0)	1 Write System reset Software Reset For All 0 Write	



Bit	Attribute		Description				
		MMC DDR Select					
		This bit determines whether the SD card interface executes the DDR transfer on the					
		MMC.					
		To execute a data tran	sfer other than the DDR transfer on the MMC, set this bit to 0.				
			to 1, set the SD Clock Enable bit in the Clock Control Register and				
		stop SD_CLK.					
08	RW	0: Selects the SDR tra	nsfer.				
		1: Selects the DDR tra	ansfer.				
		Set/Reset	Condition				
		Set	1 Write				
			XRESET_I				
		Reset (0)	Software Reset For All				
			0 Write				
07-04	Rsvd	Reserved					
		VCCQ Control for MM	C				
		This bit sets the value of VCCQ for the MMC.					
		The value of this bit becomes the value of VCCQ.					
		0: Selects "0" as the v	alue of VCCQ.				
03	RW	1: Selects "1" as the v	alue of VCCQ.				
		Set/Reset	Condition				
		Set	1 Write				
			System reset				
		Re	Reset (0)	Software Reset For All			
			0 Write				
		VCC Control for MMC					
		This bit sets the value					
			ecomes the value of VCC.				
		The value of this bit be	scomes the value of voo.				
		0: Selects 0 as the val	ue of VCC.				
02	RW	1: Selects 1 as the val	ue of VCC.				
		Set/Reset	Condition				
		Set	1 Write				
			System reset				
		Reset (0)	Software Reset For All				
			0 Write				
		<u> </u>	·				



Bit	Attribute	Description			
01	RW	RST_n Control for MMC This bit sets the value of RSTN for the MMC. The value of this bit becomes the value of RSTN. 0: Selects 0 as the value of RSTN. 1: Selects 1 as the value of RSTN.			
01	KVV	Set/Reset	Condition		
		Set	1 Write		
			System reset		
		Reset (0)	Software Reset For All		
			0 Write		
00	RW		ables the Lock-Reset function of eSD. ecomes the value of LOCKRST. ue of LOCKRST.		
		Set/Reset	Condition		
		Set	1 Write		
			System reset		
		Reset (0)	Software Reset For All		
		0 Write			



2.43 MMC Wait IRQ Control Register This register controls the operations of the MMC/eSD.

D31			D16	
	Wait IRQ Cancel Respons	se		
D15		D02	D01	D00
	Rsvd		Wait IRQ State	Wait IRQ Enable

Bit	Attribute	Description		
		Wait IRQ Cancel Responses bits define the They define [15:0] in F	content of R5 that cancels the Wait IRQ.	
31-16	RW	Set/Reset	Condition	
		Set	1 Write	
			System reset	
		Reset (0)	Software Reset For All	
			0 Write	
15-02	Rsvd	Reserved		
01	RO	Wait IRQ State This bit indicates whether CMD40 has been issued. If this bit is "0", do not enable the Wait IRQ. 0: Indicates that no CMD40 has been issued or the issuance of the command has be completed. 1: Indicates that though CMD40 has been issued, the SD card interface is waiting for response of CMD40.		
		Set/Reset	Condition	
		Set	Though CMD40 has been issued, the SD card interface is waiting for the response of CMD40.	
		Reset (0)	System reset Software Reset For All No CMD40 has been issued, or the command has been completed.	



Bit	Attribute	Description		
00	RW	Wait IRQ Enable This bit enables or dis With this bit set to 1, i 0: Disables the Wait I 1: Enables the Wait II	if a CMD is issued, the SD card interface generates the Wait IRQ.	
		Set/Reset	Condition	
		Set	1 Write	
Sy			System reset	
		Reset (0) Software Reset For All		
			0 Write	



2.44 MMC Wait IRQ Control Register This register defines the content of R5 that cancels the Wait IRQ.

D31		D16
	Wait IRQ Cancel Response	
D15		D0
	Wait IRQ Cancel Response	

Bit	Attribute	Description		
		They define [47:16] in If 12Fh is written to the	content of R5 that cancels the Wait IRQ.	
31-00	RW	Set/Reset	Condition	
		Set	1 Write	
		Reset (0)	System reset	
			Software Reset For All	
			0 Write	



2.45 MMC Response Check Bit Register

This register keeps the respective check bits for response R2 and response R3.

	D31						D16
				Rsvd			
D15	D13	D12		D07	D06		D00
Rs	vd		Check Bit 2			Check Bit 1	

Bit	Attribute	Description			
31-13	Rsvd	Reserved			
12-07	RO	Check Bit 2 These bits keep the check bits for response R2 or response R3 when the MMC is used. The check bits kept in these bits are [133:128] of response R2 or [45:40] of response R3. In both cases of response R2 and response R3, after the issuance of a command has been completed, check these bits through software to verify the validity of the response.			
		Set/Reset	Condition		
		Set	The response value is 1.		
			System reset		
		Reset (0)	Software Reset For All		
			The response value is 0.		
06-00	RO	Check Bit 1 These bits keep the check bits for response R3 when the MMC is used. The check bits kept in these bits are [7:1] of response R3. In the case of response R3, after the issuance of a command has been completed, check these bits through software to verify the validity of the response.			
		Set/Reset	Condition		
		Set	The response value is 1.		
			System reset		
		Reset (0)	Software Reset For All		
		The response value is 0.			



2.46 Card Detect Setting Register This register sets the debounce period in card detection.

D	31					D16
			Rsv	/ d		
D15	D12	D11	D08	D07		D00
Rs	vd		ebounce Timer er Value		Rsvd	

Bit	Attribute	Description			
31-12	Rsvd	Reserved			
11-08	Hwlnit	These bits s		Counter Value period in card detection. The debounce period is measured DCLK. Set the divide ratio of SD_CLK using these bits.	
07-00	Rsvd	Reserved			



MMC Boot Operation 3.

This section explains details of the MMC boot operation.

End

Example of Controlling Boot Mode (Using ADMA) Figure 3-1 Boot Mode Operation Start (1) Create Descriptor table (2) Set ADMA System Address Register (3) Set MMC/eSD Control Register (4) Set Timeout Control Register (5) Set Host Control 1 Register (6) Set Transfer Mode Register (7) Set Command Register (8) Wait for Transfer Complete Interrupt, Command Complete Interrupt, ADMA Error Interrupt, Data * Error Interrupt and Boot Acknowledge Error Interrupt ADMA Error Int., Data * Error Int. or Boot Acknowledge Error Int. (9) Check occurs Interrupt Status Transfer Complete Interrupt Clear ADMA Error, Data * Error Status and Command Complete Interrupt or Boot Acknowledge Error (10)occur Interrupt Status Clear Transfer Complete Status (12)and Command Complete Abort ADMA Interrupt Status Operation



- (1) Prepare the ADMA descriptor table in the system memory.
- (2) Set the descriptor address of the ADMA in the ADMA System Address Register.
- (3) Set the Boot Mode Enable for MMC bit in the MMC/eSD Control Register to 1.

In addition, to enable boot acknowledge reception, set the Boot Ack Enable for MMC bit to 1; to complete the boot operation automatically according to the end attribute in the ADMA descriptor table, set the boot auto abort enable for MMC bit to 1.

Moreover, if a boot operation is executed with the Boot Auto Abort Enable for MMC bit set to 0, the data transfer becomes an infinite block read transfer. Setting the Boot Mode Enable for MMC bit to 0 can end the transfer.

- (4) Set the Data Timeout Counter Value bits to the biggest value among tBA, tBD and NAC of timing specifications.
- (5) Set the DMA Select bits to 0b10 (32-bit address ADMA2 is selected).

Set the Extended Data Transfer Width and the Data Transfer Width bit according to the type of communication.

In addition, this macro does not use the High Speed Enable bit in transfer control. (The High Speed Enable bit in this macro is meaningless.)

(6) Set the Multi / Single Block Select bit to 1 (Multiple Block).

Set the Data Transfer Direction Select bit to 1 (Read).

Set the Auto Command Enable bits to 0b00 (Auto Command Disabled).

Set the Block Count Enable bit to 0 (Disable).

Set the DMA Enable bit to 1 (DMA Data transfer).

(7) Set the Data Present Select bit to 1 (Data Present). Set all the remaining bits in the Command Register to 0.

A write access to the upper bits in the Command Register causes the boot operation to start.

- (8) Wait for the interrupt to determine whether the boot operation has been completed.
- (9) If the ADMA Error Interrupt, the Data Error Interrupt or the Boot Acknowledge Error Interrupt is generated, proceed to (11).

If no error interrupt is generated, but both Command Complete Interrupt and Transfer Complete Interrupt are generated, proceed to (10).

In addition, the generation of the Command Complete Interrupt and that of Transfer Complete Interrupt have no relation. (The sequence of generation of these two interrupts varies depending on the conditions of the system.)

- (10) Clear the Command Complete bit and the Transfer Complete Interrupt Status bit to 0.
- (11) Clear the error interrupt status bit corresponding to the interrupt generated to 0.
- (12) Set the Boot Mode Enable bit in the MMC/eSD Control Register to 0 to abort the boot operation.

After aborting the boot operation, execute a software reset.



3.1 Example of Controlling Alternative Boot Mode (Using ADMA)

Start (8) (1) Set Command Register Create Descriptor table (9)(2) Wait for Set ADMA System Address Register Command Complete Interrupt (3) (10)Set MMC/eSD Control Register Clear Command Complete Interrupt Status (4) Set Timeout Control Register (5) Set Host Control 1 Register (6) Set Argument 1 Register (7) Set Transfer Mode Register (11)Wait for Transfer Complete Interrupt, ADMA Error Interrupt, Data * Error Interrupt and Boot Acknowledge Error Interrunt ADMA Error Interrupt, Data * Error (12)Interrupt, or Boot Acknowledge Error Check Interrupt occurs Interrupt Status Transfer Complete Int. occurs (13)Clear Transfer Complete Interrupt Clear ADMA Error, Data * Error Status Status or Boot Acknowledge Error Interrupt Status (15)Abort ADMA Operation End

Figure 3-2 Alternative Boot Mode Operation



- (1) Prepare the ADMA descriptor table in the system memory.
- (2) Set the descriptor address of the ADMA in the ADMA System Address Register.
- (3) Set the Boot Mode Enable for MMC bit in the MMC/eSD Control Register to 0.

In addition, to enable boot acknowledge reception, set the Boot Ack Enable for MMC bit to 1; to complete the boot operation automatically according to the end attribute in the ADMA descriptor table, set the boot auto abort enable for MMC bit to 1.

Moreover, if a boot operation is executed with the Boot Auto Abort Enable for MMC bit set to 0, the data transfer becomes an infinite block read transfer. To end the transfer, send CMD0 (Reset) as described below.

Procedure for sending CMD0 (Reset)

- Check that the Command Inhibit (CMD) bit in the Present State Register is 0.
- Set the Argument 1 Register to 0.
- Set the following bits in the Command Register as follows: the Response Type Select bits to 0b00 (No Response), the Data Select bit to 0 (No Data Present), the Command Type to 0b11 (Abort) and the Command Index bit to 0.

A write access to the upper bits in the Command Register causes CMD0 (Reset) set above to be sent.

- (4) Set the Data Timeout Counter Value bits to the biggest value among tBA, tBD and NAC of timing specifications.
- (5) Set the DMA Select bits to "0b10" (32-bit address ADMA2 is selected).

Set the Extended Data Transfer Width and the Data Transfer Width bit according to the type of communication.

In addition, this macro does not use the High Speed Enable bit in transfer control. (The High Speed Enable bit in this macro is meaningless.)

- (6) Set to 0xFFFFFFA.
- (7) Set the Multi / Single Block Select bit to 1 (Multiple Block).

Set the Data Transfer Direction Select bit to 1 (Read).

Set the Auto Command Enable bits to 0b00 (Auto Command Disabled).

Set the Block Count Enable bit to 0 (Disable).

Set the DMA Enable bit to 1 (DMA Data transfer).

(8) Set the Response Type Select bits to 0b00 (No Response).

Set the Data Present Select bit to 1 (Data Present).

Set the Command Type bits to 0b00 (Normal).

Set the Command Index bits to 0. A write access to the upper bits in the Command Register causes the boot operation to start.

- (9) Wait for the Command Complete Interrupt.
- (10) Clear the Command Complete Interrupt Status bit to 0.
- (11) Wait for the interrupt to determine whether the boot operation has been completed.

If the ADMA Error Interrupt, the Data Error Interrupt or the Boot Acknowledge Error Interrupt is generated, proceed to (13).

If no error interrupt is generated, but the Transfer Complete Interrupt is generated, proceed to (12).

- (12) Clear the Transfer Complete Interrupt Status bit to 0.
- (13) Clear the error interrupt status bit corresponding to the interrupt generated to 0.
- (14) Send CMD0 (Reset) and abort the boot operation. After aborting the boot operation, execute a software reset.

See (3) for the procedure for sending CMD0 (Reset).




4. MMC Wait IRQ

This section explains details of the MMC Wait IRQ.

4.1 Example of Controlling Wait IRQ

Figure 4-1 MMC Wait Control





- (1) Set the Wait IRQ Enable bit in the MMC Wait IRQ Control Register to 1 (Enable).
- (2) Set the argument of CMD40 (Wait IRQ).
- (3) Set the Response Type Select bits to 0b10 (Response Length 48).

Set the Command CRC Check Enable bit to 1 (Enable).

Set the Command Index Check Enable bit to 1 (Enable).

Set the Data Present Select bit to 0 (No Data Present).

Set the Command Type bits to 0b00 (Normal).

Set the Command Index bits to 40.

A write access to the upper bits in the Command Register causes the sending of CMD0 (Reset) to start.

- (4) Wait for the Command Complete Interrupt, or for the cancellation of CMD40 by the Host Driver.
- (5) Check whether the Command Complete Interrupt, the Command Index Error Interrupt, the Command End Bit Error Interrupt, the Command CRC Error Interrupt or the Command Timeout Error Interrupt has been generated.

If any of the Command Index Error, the Command End Bit Error Interrupt, the Command CRC Error Interrupt and the Command Timeout Error Interrupt has been generated, proceed to (7).

If none of the Command Index Error, the Command End Bit Error Interrupt, the Command CRC Error Interrupt and the Command Timeout Error Interrupt has been generated, but the Command Complete has been generated, proceed to (6).

- (6) Check the response content of CMD40.
- (7) Clear the interrupt status bit corresponding to the interrupt generated to 0.
- (8) Start the cancellation of CMD40 by the Host Driver. Read the MMC Wait IRQ Control Register.
- (9) Check the value of the Wait IRQ State bit in the MMC Wait IRQ Control Register.

The response of CMD40 can be sent from this macro only when the Wait IRQ State bit is 1.

If the Wait IRQ State bit is 1, proceed to (10) to send the response of CMD40.

The Wait IRQ State bit reading 0 means that either the sending of the CMD40 command has not been completed, or the response of CMD40 has been received. If the sending of the CMD40 command has not been completed (The Command Complete Interrupt has not been generated and the Wait IRQ State bit is 0, return to (8).

While checking the value of the Wait IRQ State bit, if the Command Complete Interrupt is generated due to the reception of the response of CMD40, abort the cancellation of the Wait IRQ and proceed to (5).

(10) Set the content of the response of CMD40 in the Wait IRQ Cancel Response bits in the MMC Wait IRQ Control Register.

Upon a write access to the Wait IRQ Cancel Response bits at the address 0x12F, output the content set in the Wait IRQ Cancel Response bits to the CMD line. In addition, the SD card interface receives output data as the response of CMD40.



5. SDCLK

Base Clock frequency that generates SDCLK differs by products.

For TYPE1-M4 product, Figure 5-1 shows. Base Clock frequency is same as HCLK frequency.

For TYPE3-M4, TYPE5-M4, TYPE6-M4 products, Figure 5-2 shows. Base Clock frequency is HCLK frequency divided by four.





Figure 5-1 TYPE1-M4 Product

Figure 5-2 TYPE3-M4, TYPE5-M4, TYPE6-M4 Products



CHAPTER 16: Debug Interface



This chapter explains the function and operation of the debug interface.

- 1. Overview
- 2. Pin Description



1. Overview and Configuration

This family contains a Serial Wire JTAG Debug Port (SWJ-DP).

Connecting an ICE to the SWJ-DP allows system debugging.

This series also contains an Embedded Trace Macro Cell (ETM) for tracing instructions and a Trace Port Interface Unit (TPIU) that controls trace data.

TYPE3-M4 and TYPE5-M4 products also contains an AMBA AHB Trace Macro Cell (HTM) for AHB trace data. Setting to HTM, it can use.

This section describes the functions of the pins to be used for debugging.

For details on the SWJ-DP, ETM, TPIU, HTM and system debug, see Cortex-M3 Technical Reference Manual.

Features


Five pins are assigned to the SWJ-DP.

These five pins are initially dedicated to the JTAG. It is possible to change their functions to the serial wire debug mode.

It is possible to output instruction trace by selecting it from max 16-bit trace data (TRACED0 to TRACED15) and asynchronous trace data (SWO).

It is possible to output AHB trace by selecting it from max 16-bit trace data (TRACED0 to TRACED15).

ETM/HTM Block Diagram



HTM Settings

For products equipped HTM, HTM code has to be written in HTM code area.

HTM is enabled after power supply restart, and then HTM can use.

If HTM code area is other than HTM code values, HTM is disabled.

For the details of HTM code area and HTM code, see Flash Programming Manual of the product used.



2. Pin Description

This section explains pins.

- 2.1. Pins for Debug Purposes
- 2.2. Trace Pins
- 2.3. Functions Initially Assigned to Pins
- 2.4. Internal Pull-Ups of JTAG Pins



2.1 Pins for Debug Purposes

Five pins (TRSTX, TCK, TMS, TDI, and TDO) are assigned to the JTAG and two pins (SWCLK and SWDIO) are assigned to the serial wire. In addition, a Serial Wire Viewer signal (SWO) that outputs trace data is assigned.

TMS is shared with SWDIO, TCK is shared with SWCLK, and TDO is shared with SWO.

The following provides a list of pin functions in each debug mode.

Table 2-1 JTAG/Serial Wire/Trace Functions in Debug Mode

Pin	JTAG	Serial Wire/Trace
TCK/SWCLK	TCK (JTAG Clock signal)	SWCLK (Serial Wire Clock signal)
TMS/SWDIO	TMS (JTAG State Mode signal)	SWDIO (Serial Wire Data Input/Output signal)
TDI	TDI (JTAG Data Input signal)	-
TDO/SWO	TDO (JTAG Data Output signal)	SWO (Serial Wire Viewer Output signal)
TRSTX	TRSTX (active-LOW JTAG Reset signal)	-



2.2 Trace Pins

Four trace outputs (TRACED0, TRACED1, TRACED2, and TRACED3) and one clock (TRACECLK) are assigned for TYPE1-M4, TYPE2-M4, TYPE4-M4, TYPE6-M4 products.

Table 2-2 shows a list of pin functions in each debug mode.

Table 2-2 TYPE1-M4, TYPE2-M4, TYPE4-M4, TYPE6-M4 Products: Trace Pin Functions in Debug Mode

Pin Trace		
TRACED0	Synchronous Trace Data Output signal	
TRACED1	Synchronous Trace Data Output signal	
TRACED2	Synchronous Trace Data Output signal	
TRACED3	Synchronous Trace Data Output signal	
TRACECLK	Trace Clock signal	

Max sixteen trace outputs (TRACED0 to TRACED15) and one clock (TRACECLK) are assigned for TYPE3-M4 and TYPE5-M4 products.

Max number of trace outputs differs by products. For details, see Data Sheet of the product used. Table 2-3 shows a list of pin functions in each debug mode.

Table 2-3 TYPE3-M4 and TYPE5-M4 Products: Trace Pin Functions in Debug Mode

Pin	Trace		
Pill	HTM Enabled	HTM Disabled	
TRACED0	Synchronous Trace Data Output signal	Synchronous Trace Data Output signal	
TRACED1	Synchronous Trace Data Output signal	Synchronous Trace Data Output signal	
TRACED2	Synchronous Trace Data Output signal	Synchronous Trace Data Output signal	
TRACED3	Synchronous Trace Data Output signal	Synchronous Trace Data Output signal	
TRACED4	Synchronous Trace Data Output signal	-	
TRACED5	Synchronous Trace Data Output signal	-	
TRACED6	Synchronous Trace Data Output signal	-	
TRACED7	Synchronous Trace Data Output signal	-	
TRACED8	Synchronous Trace Data Output signal	-	
TRACED9	Synchronous Trace Data Output signal	-	
TRACED10	Synchronous Trace Data Output signal	-	
TRACED11	Synchronous Trace Data Output signal	-	
TRACED12	Synchronous Trace Data Output signal	-	
TRACED13	Synchronous Trace Data Output signal	-	
TRACED14	Synchronous Trace Data Output signal	-	
TRACED15	Synchronous Trace Data Output signal	-	
TRACECLK	Trace Clock signal	Trace Clock signal	



2.3 Functions Initially Assigned to Pins

SWJ-DP/SW-DP/ETM/HTM/Trace pins are also as GPIO.

SWJ-DP/SW-DP/Trace pins are initially dedicated to debug function, whereas ETM/HTM pins are not initially dedicated to that.

When using this series, please configure these ETM pins to provide the debug function.

Note:

For details on how to set the debug function, see Chapter I/O Port

Table 2-4 shows initial states after resets are cleared and the functions that can be changed by setting PFRs (Port function registers).

Note:

For details on the PFRs, see chapter I/O Port.

Table 2-4 Functions Initially Assigned to Pins for Debugging Purposes and Change of Function

	Pin Name	Initially Assigned Pin Function	Change of Function by Setting the PFR
	TCK/SWCLK	TCK/SWCLK	GPIO
014/1 DD	TMS/SWDIO	TMS/SWDIO	GPIO
SWI-DP	TDI	TDI	GPIO
pins	TDO/SWO	TDO/SWO	GPIO
	TRSTX	TRSTX	GPIO
SW-DP/	SWCLK	SWCLK	GPIO
	SWDIO	SWDIO	GPIO
Trace pins	SWO	SWO	GPIO
	TRACED0	GPIO	TRACED0
	TRACED1	GPIO	TRACED1
	TRACED2	GPIO	TRACED2
	TRACED3	GPIO	TRACED3
	TRACED4	GPIO	TRACED4
	TRACED5	GPIO	TRACED5
	TRACED6	GPIO	TRACED6
ETM/HTM	TRACED7	GPIO	TRACED7
	TRACED8	GPIO	TRACED8
pins	TRACED9	GPIO	TRACED9
	TRACED10	GPIO	TRACED10
	TRACED11	GPIO	TRACED11
	TRACED12	GPIO	TRACED12
	TRACED13	GPIO	TRACED13
	TRACED14	GPIO	TRACED14
	TRACED15	GPIO	TRACED15
	TRACECLK	GPIO	TRACECLK



2.4 Internal Pull-Ups of JTAG Pins

As specified by the IEEE Standard, this family provides the JTAG pins that have internal pull-ups. The user can control pull-ups by setting the appropriate registers in the GPIO.

Table 2-5 Enabled or Disabled State of Internal Pull-ups of JTAG Pins

Pin Name	Pull-up with JTAG Pins Enabled *1
TCK/SWCLK	Enabled
TMS/SWDIO	Enabled
TDI	Enabled
TDO/SWO	Enabled *2
TRSTX	Enabled

^{*1:} Pull-up is enabled on reset.

^{*2:} Pull-up is disabled on output.

CHAPTER 16: Debug Interface



CHAPTER 17: Flash Memory



For the flash memory, refer to the Flash Programming Manual of the product to be used.

CHAPTER 17: Flash Memory



CHAPTER 18: Unique ID Register



Functions and operations of Unique ID Register are explained as follows.

- 1. Overview
- 2. Registers



1. Overview

Overview of this function is explained as follows.

41 bits of preset device unique values have been set to the Unique ID Register.

These values are different from each other in all of the devices which allow using these bits for various purposes such as security enhancement and product serial number.

This register is a read-only register which cannot be written by the user. Also, these values will not be changed due to reset or power on/off.



2. Registers

Configuration and functions of registers are explained as follows.


Registers List

Abbreviated Name	Register Name	Reference
UIDR0	Unique ID Register 0	2.1
UIDR1	Unique ID Register 1	2.2



2.1 Unique ID Register 0 (UIDR0: Unique ID Register 0)

Unique ID Register 0 is explained as follows.



[bit31:4] UID[27:0] : Unique ID 27 through 0

Bit 27 through 0 of the unique ID.


[bit3:0] Reserved : Reserved bits

Reserved bits. Read values have no meaning.



2.2 Unique ID Register 1 (UIDR1: Unique ID Register 1)

Unique ID Register 1 is explained as follows.



[bit31:13] Reserved : Reserved bits

Reserved bits. Read values have no meaning.

[bit12:0] UID[40:28] : Unique ID 40 through 28

Bit 40 through 28 of unique ID.

CHAPTER 18: Unique ID Register



CHAPTER 19: Programmable CRC



This chapter explains the programmable CRC (Cyclic Redundancy Check).

- 1. Overview of the Programmable CRC
- 2. Configuration and Operation of the Programmable CRC
- 3. Methods for Controlling the Programmable CRC
- 4. Registers of the Programmable CRC
- 5. Example of the Programmable CRC Computing



1. Overview of the Programmable CRC

This section explains the overview of the programmable CRC.

1.1 Overview

The programmable CRC is the functional block which can compute CRC values of the input data.

- CRC generator polynomial can be selected arbitrarily. (CRC values length up to 32-bit)
- The input data width for one operation can be selected from 8-bit/ 16-bit/ 24-bit/ 32-bit. The CRC values of multi-bit length data can be computed by input repeating.
- Input data format (byte/bit order) to CRC computing unit can be selected from four types.
- Output data format (byte/bit order) from CRC computing unit can be selected from four types.
- Arbitrary initial values (SEED value) for CRC computing can be specified.
- The results of CRC computing can be operated with bitwise XOR of arbitrary value (FXOR value) and can be output.
- Interrupt notification by the end of the CRC computing operation can be performed.
- CRC computing data input can be performed by the hardware DMA transfer of DSTC.



2. Configuration and Operation of the Programmable CRC

2.1 Configuration of the Programmable CRC

Figure 2-1shows the block diagram of the programmable CRC.

Figure 2-1 Block Diagram of the Programmable CRC Write input data from CPU PRGCRC_WR[31:0] reg. Input data PRGCRC_CFG. SZ[1:0] reg. Input format conversion block to LFSR PRGCRC_CFG. FI[1:0] reg. **LFSR** PRGCRC_POLY[31:0] reg. **Output data** from LFSR PRGCRC_SEED[31:0] reg. PRGCRC_CFG.FO[1:0] reg. Output format conversion block PRGCRC_FXOR[31:0] reg. PRGCRC_RD[31:0] reg. Read output data to CPU

Table 2-1shows overview of the programmable CRC control register functions.

Table 2-1 Programmable CRC Control Register Functions

Abbreviated Register Name	Function Overview	
PRGCRC_CFG	Sets operation mode of CRC computing circuit and performs operation status check.	
PRGCRC_POLY Sets generator polynomial for CRC computing before computing starts.		
PRGCRC_SEED Sets the initial values (SEED value) for CRC computing before computing starts.		
PRGCRC_FXOR	Sets the value operated with bitwise XOR for final results of CRC computing before computing starts.	
PRGCRC_WR	Writes the input data of CRC computing from CPU.	
PRGCRC_RD	Reads the output results of CRC computing from CPU.	



2.2 Operation of the Programmable CRC

This section explains the functions of the programmable CRC and computing operation based on the block diagram in Figure 2-1.

CRC computing is performed in the LFSR (Linear Feedback Shift Register) block in the block diagram. Specify the generator polynomial value of CRC computing to the PRGCRC_POLY register before computing starts. CRC computing can be performed at arbitrary length up to 32-bit length. The initial values of CRC computing can be arbitrarily specified with the PRGCRC_SEED register. The value operated with bitwise XOR for results of CRC computing can be arbitrarily specified with the PRGCRC_FXOR register.

CRC computing starts performing by writing input data into the PRGCRC_WR register. The data input from CPU is converted in the input format conversion block, and then it is input to LFSR. The size of input data can be selected from 8-bit/16-bit/24-bit/32-bit. The format (bit order/byte order) conversion of input data can be selected from four types. Specify the settings with SZ[1:0] and FI[1:0] in the PRGCRC_CFG register respectively.

Table2-2 shows operation example of input format conversion of 16-bit data.

Table2-2 Operation Example of Input Data Format Conversion

PRGCRC_WR Write Value (Hexadecimal)	PRGCRC_CFG.FI	Input Format Conversion Operation	Input Data to LFSR (binary) (Left Value is Input First)
	00 (MSB-first / Big endian)	Bit order: from left to right Byte order: Byte-A, Byte-B	00010010 00110101
0x12 0x35	01 (MSB-first / Little endian)	Bit order: from left to right Byte order: Byte-B, Byte-A	00110101 00010010
(Byte-A) (Byte-B)	10 (LSB-first / Big endian)	Bit order: from right to left Byte order: Byte-A, Byte-B	01001000 10101100
	11 (LSB-first / Little endian)	Bit order: from right to left Byte order: Byte-B, Byte-A	10101100 01001000

When CRC computing is started, "1" is set to LOCK of the PRGCRC_CFG register. When the computing is completed, LOCK is reset to "0". The status of CRC computing, running or not running, can be identified by reading this status register from CPU. The time from the writing of input data to the completion of computing is determined depending on the SZ[1:0] value of the PRGCRC_CFG register. Table2-3 shows the number of clock cycles required for computing process.

Table2-3 Number of Clocks for CRC Computing Process

SZ[1:0]	Number of Clock Cycles Required for Computing Process
00	10
01	18
10	26
11	34

After CRC computing process is completed, the next input data can be written. When the next input data is written, CRC computing is continuously processed after the computing results currently held in LFSR. The CRC computing results stored in LFSR can be read from the PRGCRC_RD register. The format (bit order/byte order) conversion of output data can be selected from four types. Specify the setting with FO[1:0] in the PRGCRC_CFG register. As shown in the block diagram, the output format conversion is



performed at first, the value specified with the PRGCRC_FXOR register is operated with bitwise XOR, and then the value is stored in the PRGCRC_RD register.

Table2-4 shows operation example of output format conversion of 16-bit data.

Table2-4 Operation Example of Output Data Format Conversion

Output Data from LFSR (binary) (Left value is output first)	PRGCRC_CFG.FO	Output Format Conversion Operation	PRGCRC_RD Read Value (Hexadecimal)	
	00	Bit order: from left to right	0x9A 0xBC	
	(MSB-first / Big endian)	Byte order: Byte-A, Byte-B	(Byte-A) (Byte-B)	
40044040 40444400	01	Bit order: from left to right	0xBC 0x9A	
	(MSB-first / Little endian)	Byte order: Byte-B, Byte-A	(Byte-B) (Byte-A)	
10011010 10111100	10	Bit order: from right to left	0x59 0x3D	
	(LSB-first / Big endian)	Byte order: Byte-A, Byte-B	(Byte-A) (Byte-B)	
	11	Bit order: from right to left	0x3D 0x59	
	(LSB-first / Little endian)	Byte order: Byte-B, Byte-A	(Byte-B) (Byte-A)	

Table2-5 shows examples of relations among CRC values held in LFSR (*1), values converted with the output format conversion (*2), PRGCRC_FXOR setting values (*3), and values stored in the PRGCRC_RD register (*4).

Table2-5 Operation Example of Output Data Format Conversion

CRC	CRC Value of LFSR (*1)	FO	Output Format	PRGCRC_FXOR	PRGCRC_RD
Length	(Left value is output first)		Converted Value (*2)	Setting Value (*3)	Stored Value (*4)
		00	0x 9ABC DEF1	0x FFFF FFFF	0x 6543 210E
32	0x 9ABC DEF1	01	0x F1DE BC9A	0x FFFF FFFF	0x 0E21 4365
32	OX 9ABC DEFT	10	0x 593D 7B8F	0x FFFF FFFF	0x A6C2 8470
		11	0x 8F7B 3D59	0x FFFF FFFF	0x 7084 C2A6
		00	0x 9ABC D800	0x FFFF F800	0x 6543 2000
21	0x 9ABC D800	01	0x 00D8 BC9A	0x 00F8 FFFF	0x 0020 4365
21	0X 9ABC D800	10	0x 593D 1B00	0x FFFF 1F00	0x A6C2 0400
		11	0x 001B 3D59	0x 001F FFFF	0x 0004 C2A6
	0x 9ABC 0000	00	0x 9ABC 0000	0x FFFF 0000	0x 6543 0000
16		01	0x 0000 BC9A	0x 0000 FFFF	0x 0000 4365
10		10	0x 593D 0000	0x FFFF 0000	0x A6C2 0000
		11	0x 0000 3D59	0x 0000 FFFF	0x 0000 C2A6
	0x 9AB8 0000	00	0x 9AB8 0000	0x FFF8 0000	0x 6540 0000
13		01	0x 0000 B89A	0x 0000 F8FF	0x 0000 4065
13		10	0x 591D 0000	0x FF1F 0000	0x A602 0000
		11	0x 0000 1D59	0x 0000 1FFF	0x 0000 02A6
4	0x 8000 0000	00	0x 8000 0000	0x 8000 0000	0x 0000 0000
		01	0x 0000 0080	0x 0000 0080	0x 0000 0000
1		10	0x 0100 0000	0x 0100 0000	0x 0000 0000
		11	0x 0000 0001	0x 0000 0001	0x 0000 0000

Each time computing is completed, the computing result is stored in the PRGCRC_RD register. As shown in the block diagram, the PRGCRC_FXOR register value only affects the value stored in the PRGCRC_RD register, and it does not affect the computing result stored in LFSR. After writing all input data required is completed and the last CRC computing is completed, the CRC computing result with reflection of the PRGCRC_FXOR register value is acquired when the PRGCRC_RD register is read. The latest CRC computing result is stored in LFSR. To start another CRC computing, be sure to write the initial values to the PRGCRC_SEED register to reset the initial values of the LFSR.




3. Methods for Controlling the Programmable CRC

This section explains an example of methods for controlling the programmable CRC.

3.1 Control Flow for the Programmable CRC (during Input Data Transfer from CPU)

Figure 3-1 shows a flowchart of the control method when transferring input data from CPU to acquire the CRC computing result. The numbers shown in the figure correspond the numbers of the following descriptions.



- #1 Start controlling for input data transfer from CPU.
- #2 and #3 Check that LOCK of the PRGCRC_CFG register is "0" and go to the next step.
- #4 Initialize the programmable CRC. Set appropriate initial values to the PRGCRC_POLY register, the PRGCRC_SEED register and the PRGCRC_FXOR register. The PRGCRC_SEED register always performs a single writing with 32-bit width access (word access).
- #5 Set the PRGCRC_CFG register. In this example, the data transfer control with LOCK polling is performed without using interrupts. Set CIEN="0" and CDEN="0". Always set "100000" for TEST. Set an appropriate value for data output format.
- #6 Write the input data to the PRGCRC_WR register. Perform a single writing with the access width of SZ of the PRGCRC_CFG register or more. Writing to the PRGCRC_WR register starts the CRC computing operation.



#7 and #8 Wait for the completion of computing. Check that LOCK of the PRGCRC_CFG register is "0" and go to the next step.

#9 If you need to input other data, go to step #10. If not, go to step #11.

#10 If input/output format change is required for the next input/output data, go to step #5. If not, go to step #6.

#11 Read the PRGCRC_RD register to acquire the computing results.

#12 Finish controlling for input data transfer from CPU.



3.2 Control Flow for the Programmable CRC (during Input Data DMA Transfer with DSTC)

Figure 3-2 shows a flowchart of the control method when transferring input data with HW startup DMA transfer of DSTC to acquire the CRC computing result. The numbers shown in the figure correspond the numbers of the following descriptions.




Figure 3-2 Flowchart of the Control for the Programmable CRC during Input Data Transfer with DSTC

- #1 Start controlling for input data transfer with HW startup transfer of DSTC.
- #2 and #3 Check that LOCK of the PRGCRC_CFG register is "0" and go to the next step.
- #4 Initialize the programmable CRC. Set appropriate initial values to the PRGCRC_POLY register, the PRGCRC_SEED register and the PRGCRC_FXOR register. The PRGCRC_SEED register always performs a single writing with 32-bit width access (word access).
- #5 Initialize DSTC. Set an appropriate value for the control register and descriptor of DSTC. The DREQENB[n] register sets to "1" the register of the channel number to which the transfer request is connected from the programmable CRC. DES0.MODE="1" and DES0.DMSET="1" are required to be set. For transfer source address, specify the memory area where the input data is stored. For transfer destination address, specify the PRGCRC_WR register.
- #6 Set the PRGCRC_CFG register. In this example, the data transfer control with DSTC is performed without using interrupts. Set CIEN="0". Always set "100000" for TEST. Set an appropriate value for data output format. Set CDEN="1". By writing access of CDEN="1", DMA the transfer request signal from the programmable CRC is asserted and the input data transfer by DSTC is started.



Each time CRC computing is completed, a transfer request is issued and transfer operations are repeatedly performed until transfer of all input data completes. When transfer of the last input data completes, DSTC resets the DRQMSK[n] register and masks the following transfer requests from the programmable CRC.

- #7 CPU performs the next processing after receiving a transfer completion notification from DSTC.
- #8 Clear the transfer completion notification (HWINT[n] interrupt) from DSTC.
- #9 and #10 Check if CRC computing for the last input data transferred from DSTC is completed by reading LOCK of the PRGCRC_CFG register from CPU. After checking, go to the next step.
- #11 Read the PRGCRC_RD register to acquire the computing results.
- #12 Write CDEN="0" for the PRGCRC_CFG register and negate the transfer request signal.
- #13 Write to the DRQMSKCLR[n] register of DSTC and clear the DRQMSK[n] register.
- #14 Finish controlling for input data transfer from DSTC.



4. Registers of the Programmable CRC

This section explains the register functions of the programmable CRC.

4.1 Control Register List

Table 4-1 shows the list of the programmable CRC control registers.

Table 4-1 List of Programmable CRC Control Registers


Offset Address	Abbreviated Register Name	Register Name	Reference
+0x00	PRGCRC_POLY	CRC computing generator polynomial register	4.2
+0x04	PRGCRC_SEED	CRC computing initial value register	4.3
+0x08	PRGCRC_FXOR	CRC computing result XOR value register	4.4
+0x0c	PRGCRC_CFG	CRC computing configuration register	4.5
+0x10	PRGCRC_WR	CRC computing input data register	4.6
+0x14	PRGCRC_RD	CRC computing output data register	4.7



4.2 CRC Computing Generator Polynomial Register

CRC computing generator polynomial register (PRGCRC_POLY) specifies the generator polynomial for CRC computing.

Register configuration



Register functions

[bit31:0] PRGCRC POLY (Generator Polynomial)

<u> </u>	_ / /
Access	Application
Write	Sets generator polynomial for CRC computing.
Read	Reads the register setting value.

The PRGCRC_POLY register specifies the generator polynomial of CRC computing before CRC computing starts. The following section explains how to calculate the value which is specified for the PRGCRC_POLY register from generator polynomial.

- Specify "1" when a term exists for generator polynomial, or specify "0" when a term does not exist.
- You do not need to specify the term of the largest degree for generator polynomial. Remove the value.
- Specify the values from the term of largest degree -1 by left justified. If the CRC length is less than 32, padding with "0" for the right side unused section.

Table 4-2 shows an example setting of generator polynomial and the PRGCRC_POLY register.

Table 4-2 Example setting of PRGCRC_POLY

CRC length	Generator polynomial	PRGCRC_POLY Setting value
32	$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$	0x 04C1 1DB7
24	x^{24} + x^{23} + x^{18} + x^{17} + x^{14} + x^{11} + x^{10} + x^7 + x^6 + x^5 + x^4 + x^3 + x +1	0x 864C FB00
16	x ¹⁶ +x ¹² +x ⁵ +1	0x 1021 0000
11	$x^{11}+x^9+x^7+x^6+x^5+x+1$	0x 5C60 0000
8	x ⁸ +x ² +x+1	0x 0700 0000
5	$x^5 + x^4 + x^2 + 1$	0x A800 0000
1	x+1	0x 8000 0000

The following explains an example of setting value calculation when generator polynomial is $x^{11} + x^9 + x^7 + x^6 + x^5 + x + 1$.

- Specify "1" when a term exists, or specify "0" when a term does not exist. 1010 1110 0011 (binary)
- Remove the term of the largest degree. 010 1110 0011 (binary)

CHAPTER 19: Programmable CRC



■ Specify the values from the term of largest degree -1 by left justified, padding with "0" for the right unused section.

The value of the PRGCRC_POLY register is not influenced by the format conversion specifications (PRGCRC_CFG. FI[1:0] and FO[1:0]) of computing input/output data. The value written to this register is applied as-is.

Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").



4.3 CRC Computing Initial Value Register

CRC computing initial value register (PRGCRC_SEED) specifies the initial values for CRC computing.

Register configuration



Register functions

[bit31:0] PRGCRC_SEED (CRC Seed value)

Access	Application
Write	Set the initial values for new CRC computing. Discards the computing results is stored in LFSR.
Read	Reads the register setting value.

To start new CRC computing, be sure to set the initial values of CRC computing. By performing write access to this register, the initial values is set to LFSR of Figure 2-1. Also, the computing results stored in LFSR are discarded.

The write value of this register is not influenced by the format conversion specifications (PRGCRC_CFG.FI[1:0] and FO[1:0]) of computing input/output data. Specify the value stored in LFSR as-is. Specify the value for CRC length from by left justified. If the CRC length is less than 32, padding with "0" for the right side unused section. Table 4-3 shows an example setting of CRC length and the PRGCRC_SEED register.

Table 4-3 Example setting values of PRGCRC_SEED

CDC langeth	PRGCRC_SEED setting value	PRGCRC_SEED setting value
CRC length	(when all initial values for CRC are "1")	(when all initial values for CRC are "0")
32	0x FFFF FFFF	0x 0000 0000
24	0x FFFF FF00	0x 0000 0000
16	0x FFFF 0000	0x 0000 0000
11	0x FFE0 0000	0x 0000 0000
8	0x FF00 0000	0x 0000 0000
5	0x F800 0000	0x 0000 0000
1	0x 8000 0000	0x 0000 0000

Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").

Notes:

- To perform write access to this register, always perform with 32-bit width write access (word access).
- Since the format conversion of computing input/output data is not applied to the setting values of this register, be sure to set the values after format conversion if starting CRC computing by using any values other than the initial values shown in Table 4-3.



4.4 CRC Computing Result XOR Value Register

The CRC computing result XOR value register (PRGCRC_FXOR) specifies the value of XOR (exclusive OR) for final results of CRC computing.

Register configuration

Address: +0x0	8
bit	31
Field	PRGCRC_FXOR[31:0]
Attribute	R/W
Initial value	0x FFFF FFFF

Register functions

[bit31:0] PRGCRC_FXOR (CRC Final XOR value)

Access	Application	
Write	Sets the value of XOR (exclusive OR) for final results of CRC computing.	
Read	Reads the register setting value.	

When the bit value of PRGCRC_FXOR is "1", the value of the corresponding bit of PRGCRC_RD is inverted. The bit value is "0", is not inverted. The value of PRGCRC_FXOR is applied to the value after output format conversion.

Table 4-4 shows an example setting of PRGCRC_FXOR when all CRC computing results are inverted.

Table 4-4 Example setting of PRGCRC_FXOR when all CRC computing results are inverted

CRC length	FO	PRGCRC_FXOR setting value		
	00	0x FFFF FFFF		
32	01	0x FFFF FFFF		
32	10	0x FFFF FFFF		
	11	0x FFFF FFFF		
	00	0x FFFF F800		
21	01	0x 00F8 FFFF		
21	10	0x FFFF 1F00		
	11	0x 001F FFFF		
	00	0x FFFF 0000		
16	01	0x 0000 FFFF		
16	10	0x FFFF 0000		
	11	0x 0000 FFFF		
	00	0x FFF8 0000		
13	01	0x 0000 F8FF		
13	10	0x FF1F 0000		
	11	0x 0000 1FFF		
	00	0x 8000 0000		
1	01	0x 0000 0080		
'	10	0x 0100 0000		
	11	0x 0000 0001		

Set 0x0000 0000 for PRGCRC_FXOR if all CRC computing results are not inverted. Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").



4.5 CRC Computing Configuration Register

The CRC computing configuration register (PRGCRC_CFG) sets the operation functions of programmable CRC and reads the state.

Register configuration

Address: +0x0C

Bit	31	30	29	28	27	26	25	24
Field	Reserved	Reserved	Reserved	LOCK	Reserved	CDEN	CIEN	CIRQ
Attribute	R	R	R	R	R	R/W	R/W	R
Initial value	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Field	SZ[1:0]			TEST	[5:0]		
Attribute	R/	W			R/	W		
Initial value	1	1	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Field	Reserved	Reserved	Reserved	Reserved	FI[:	1:0]	FO	[1:0]
Attribute	R	R	R	R	R/	W	R	/W
Initial value	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CIRQCLR
Attribute	R	R	R	R	R	R	R	W
Initial value	0	0	0	0	0	0	0	0

Register functions

[bit0] CIRQCLR (RGCRC Interrupt request Clear)

Library Circ	[bito] Circa Circa interrupt request Clear)	
Access	Application	
Write 0	No effect in operation.	
Write 1	Clears the CIRQ register to 0.	
Read	Always reads 0.	

The CIRQCLR clears the CIRQ register to "0". By clearing the CIRQ register to "0", the interrupt signal from programmable CRC can be negated. Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1") and note that the CIRQ register is not cleared to "0".

[bit7:1] Reserved bits

Writing has no effect in operation. Read value is always "0".



[bit9:8] FO[1:0](CRC Output data Format)

Access	Application
Write 00	MSB-first / Big endian is selected for output format conversion.
Write 01	MSB-first / Little endian is selected for output format conversion.
Write 10	LSB-first / Big endian is selected for output format conversion.
Write 11	LSB-first / Little endian is selected for output format conversion.
Read	Reads the register setting value.

Specifies the output format conversion when storing the CRC computing result values to the PRGCRC_RD register from in the LSFR. Refer to the description section of the PRGCRC_RD register for relationship between the specified value for FO[1:0] and bit order/byte order of output data. Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").

[bit11:10] FI[1:0](CRC Input data Format)

	1
Access	Application
Write 00	MSB-first / Big endian is selected for input format conversion.
Write 01	MSB-first / Little endian is selected for input format conversion.
Write 10	LSB-first / Big endian is selected for input format conversion.
Write 11	LSB-first / Little endian is selected for input format conversion.
Read	Reads the register setting value.

Specifies the input format conversion when input data to the LFSR form the PRGCRC_WR register is written from CPU. Refer to the description section of the PRGCRC_WR register for relationship between the specified value for FI[1:0] and bit order/byte order of input data. Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").

[bit15:12] Reserved bits

Writing has no effect in operation. Read value is always "0".

[bit21:16] TEST[5:0]

Access	Application	
Write	Always writes "100000" to perform write access to this register.	
Read	Reads the register setting value.	

Note:

 The correct operation is not achieved if perform writing values other than "100000" to the TEST[5:0] register.



[bit23:22] SZ[1:0] (Input data size)

Access	Application		
Write 00	8-bit input data size is selected.		
Write 01	6-bit input data size is selected.		
Write 10	24-bit input data size is selected.		
Write 11	32-bit input data size is selected.		
Read	Reads the register setting value.		

Specifies input data size to write to the PRGCRC_WR register. Refer to the description section of the PRGCRC_WR register for relationship between the specified value for SZ[1:0] and input data format . Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").

[bit24] CIRQ (PRGCRC Interrupt request)

Access	Application		
Write	No effect in operation.		
Read 0	Indicates that the computing has not been completed when CRC computing is started.		
Read 1	Indicates that the computing has been completed when CRC computing is started.		

CIRQ is a register dedicated for read which notify the completion of CRC computing. "1" is set to this register when the started CRC computing is completed. By writing "1" to the CIRQCLR register, this register is cleared to "0".

In case that the host CPU determines the completion of computing using the read value of this register, be sure to clear this register to "0" by writing "1" to the CIRQCLR register each time computing is completed.

[bit25] CIEN(PRGCRC Interrupt request enable)

Access	Application			
Write 0	ibits the interrupt notification in the case of CIRQ="1".			
Write 1	Allows the interrupt notification in the case of CIRQ="1".			
Read	Reads the register setting value.			

With the setting of the register CIEN value, the interrupt notification of computing completion from programmable CRC can be issued using the CIRQ register value. In case of CIEN="1" and CIRQ="1", the interrupt signal of computing completion is asserted. Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").

[bit26] CDEN(PRGCRC DMA request enable)



Access	Application		
Write 0	Prohibits the transfer request of input data for DMA. In case that a transfer has been already requested, the transfer request will be canceled.		
Write 1	Allows the transfer request of input data for DMA.		
Read	Reads the register setting value.		

Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG.LOCK="1").

[bit27] Reserved bits

Writing has no effect in operation. Read value is always "0".

[bit28] LOCK(PRGCRC lock)

Access	Application			
Write	No effect in operation.			
Read 0	Indicates the CRC computing unit is in idle state. Indicates writing to all registers is possible. Indicates that the started CRC computing has been completed.			
Read 1	Indicates the CRC computing unit is in busy state. Indicates writing to all registers is ignored. Indicates that the started CRC computing has not been completed.			

[bit31:29] Reserved bits


Writing has no effect in operation. Read value is always "0".



4.6 CRC Computing Input Data Register

The CRC computing input data register (PRGCRC_WR) specifies the input data of CRC computing.

Register configuration



Register functions

[bit31:0] PRGCRC_WR (CRC input write data)

Access	Application		
Write	Sets the input data of CRC computing and starts CRC computing.		
Read	Reads the register setting value.		

By performing write access to this register, the input data specification of CRC computing and the CRC computing start are performed at the same time. The data of the size specified with

PRGCRC_CFG.SZ[1:0], one of the value written in this register, will be the input data to LFSR. In addition, the input format conversion for byte order/bit order is performed by specifying PRGCRC_CFG.FI[1:0] and the data will be input to LFSR.

Table 4-5 shows the format conversion operation of input data. It shows the relationship between the byte/bit position of this register and order for inputting to LFSR. For example, in case of SZ="01" and FI="01", it shows the data is captured in the order of bit[7], bit[6],,, bit[1], bit[0], bit[15], bit[14],,, bit[9], bit[8] from write value of this register. Also it shows that the write data with * mark is ignored and has no effect in CRC computing.

Table 4-5 Input format conversion

	FI [1:0]	PRGCRC_WR register write value			
SZ [1:0]		Address+3 Bit[31:24]	Address +2 Bit[23:16]	Address +1 Bit[15:8]	Address +0 Bit[7:0]
00	0X	* * * * * * * *	* * * * * * * *	* * * * * * * *	1,2,3,4,5,6,7,8
(8-bit)	1X	* * * * * * * *	* * * * * * * *	* * * * * * * *	8,7,6,5,4,3,2,1
	00	* * * * * * * *	* * * * * * * *	1,2,3,4,5,6,7,8	9,10,11,12,13,14,15,16
01	01	* * * * * * * * * * * * * * * * * * * *	* * * * * * * *	9,10,11,12,13,14,15,16	1,2,3,4,5,6,7,8
(16-bit)	10	* * * * * * * *	* * * * * * * *	8,7,6,5,4,3,2,1	16,15,14,13,12,11,10,9
	11	* * * * * * * *	* * * * * * * *	16,15,14,13,12,11,10,9	8,7,6,5,4,3,2,1
	00	* * * * * * * *	1,2,3,4,5,6,7,8	9,10,11,12,13,14,15,16	17,18,19,20,21,22,23,24
10	01	* * * * * * * *	17,18,19,20,21,22,23,24	9,10,11,12,13,14,15,16	1,2,3,4,5,6,7,8
(24-bit)	10	* * * * * * * *	8,7,6,5,4,3,2,1	16,15,14,13,12,11,10,9	24,23,22,21,20,19,18,17
	11	* * * * * * * *	24,23,22,21,20,19,18,17	16,15,14,13,12,11,10,9	8,7,6,5,4,3,2,1
	00	1,2,3,4,5,6,7,8	9,10,11,12,13,14,15,16	17,18,19,20,21,22,23,24	25256,27,28,29,30,31,32
11	01	25256,27,28,29,30,31,32	17,18,19,20,21,22,23,24	9,10,11,12,13,14,15,16	1,2,3,4,5,6,7,8
(32-bit)	10	8,7,6,5,4,3,2,1	16,15,14,13,12,11,10,9	24,23,22,21,20,19,18,17	32,31,30,29,28,27,26,25
	11	32,31,30,29,28,27,26,25	24,23,22,21,20,19,18,17	16,15,14,13,12,11,10,9	8,7,6,5,4,3,2,1

In case of SZ[1:0]=00, specifying FI[0] has no meaning. To perform write access to this register, perform with single access and with access width of data size width specified for PRGCRC_CFG.SZ[1:0] or more. An aligned access and write access divided into multiple times are not possible. Write access to this register is not allowed when CRC computing is performed (PRGCRC_CFG. LOCK="1").



4.7 CRC Computing Output Data Register

The CRC computing output data register (PRGCRC_RD) reads the output data of CRC computing.

Register configuration

Address: +0x	114		
bit	31		0
Field		PRGCRC_RD[31:0]	
Attribute		R/W	
Initial value		0x 0000 0000	

Register functions

[bit31:0] PRGCRC_RD (CRC output read data)

Access	Application				
Write	an write values from CPU for test purposes. The write values have no effect in CRC computing.				
Read	Reads the CRC computing results (or CPU write values).				

The output format conversion is performed for the computing results when CRC computing completed, and then the PRGCRC_FXOR value operated with bitwise XOR will be stored in this register. Table 4-6 shows the format conversion operation of output data. It shows the relationship between the byte/bit position of this register and order for outputting from LFSR. The * mark indicates the section exceeding the CRC length. When the PRGCRC_FXOR value is "0", "0" is read.

Table 4-6 Output format conversion

CRC	FO [1:0]	PRGCRC_RD register read value				
length		Address +3	Address +2	Address +1	Address +0	
lengin		Bit[31:24]	Bit[23:16]	Bit[15:8]	Bit[7:0]	
	00	1,2,3,4,5,6,7,8	9,10,11,12,13,14,15,16	17,18,19,20,21,22,23,24	25,26,27,28,29,30,31,32	
32	01	25,26,27,28,29,30,31,32	17,18,19,20,21,22,23,24	9,10,11,12,13,14,15,16	1,2,3,4,5,6,7,8	
32	10	8,7,6,5,4,3,2,1	16,15,14,13,12,11,10,9	24,23,22,21,20,19,18,17	32,31,30,29,28,27,26,25	
	11	32,31,30,29,28,27,26,25	24,23,22,21,20,19,18,17	16,15,14,13,12,11,10,9	8,7,6,5,4,3,2,1	
	00	1,2,3,4,5,6,7,8	9,10,11,12,13,14,15,16	17,18,19,20,21,*,*,*	* * * * * * * *	
0.4	01	* * * * * * * *	17,18,19,20,21,*,*,*	9,10,11,12,13,14,15,16	1,2,3,4,5,6,7,8	
21	10	8,7,6,5,4,3,2,1	16,15,14,13,12,11,10,9	*,*,*,21,20,19,18,17	* * * * * * * *	
	11	* * * * * * * *	*,*,*,21,20,19,18,17	16,15,14,13,12,11,10,9	8,7,6,5,4,3,2,1	
	00	1,2,3,4,5,6,7,8	9,10,11,12,13,14,15,16	* * * * * * * *	* * * * * * * *	
16	01	* * * * * * * *	* * * * * * * *	9,10,11,12,13,14,15,16	1,2,3,4,5,6,7,8	
16	10	8,7,6,5,4,3,2,1	16,15,14,13,12,11,10,9	* * * * * * * *	* * * * * * * *	
	11	* * * * * * * *	* * * * * * * *	16,15,14,13,12,11,10,9	8,7,6,5,4,3,2,1	
	00	1,2,3,4,5,*,*,*	* * * * * * * *	* * * * * * * *	* * * * * * * *	
_	01	* * * * * * * *	* * * * * * * *	* * * * * * * *	1,2,3,4,5,*,*,*	
5	10	*,*,*,5,4,3,2,1	* * * * * * * *	* * * * * * * *	* * * * * * * *	
	11	* * * * * * * *	* * * * * * * *	* * * * * * * *	*,*,*,5,4,3,2,1	
	00	1,*,*,*,*,*	* * * * * * * *	* * * * * * * *	* * * * * * * *	
1	01	* * * * * * * *	* * * * * * * *	* * * * * * * *	1,*,*,*,*,*	
'	10	*,*,*,*,*,*,1	* * * * * * * *	* * * * * * * *	* * * * * * * *	
	11	* * * * * * * *	* * * * * * * *	* * * * * * * *	*,*,*,*,*,*,1	



5. Example of the Programmable CRC Computing

This section explains an example to perform CRC computing using CRC computing function of this function block.

5.1 Computing Example 1

This example 1 shows computing which generates CRC code when data is transferred to the following 48-bit serial bit sequence. This example is explained based on the following conditions.

Transmission of this bit sequence performed from left to right. 16-bit CRC code is generated by generator polynomial, $x^{16}+x^{12}+x^5+1$. The initial value of CRC computing is 0xFFFF. Generated CRC code will be inverted. 48-bit transmit data values are divided and stored as 32-bit values and 16-bit values in the memory of MCU.

■ 48-bit sequence (transmit from left to right)

```
00010010 00110101 10011010 10111100 01111000 00110001 · · · (binary)
(0x12) (0x35) (0x9A) (0xBC) (0x78) (0x31) · · · (hexadecimal MSB-first)
```

(0x48) (0xAC) (0x59) (0x3D) (0x1E) (0x8C) · · · (hexadecimal LSB-first)

■ Memory storage format

```
(0x 12 35 9A BC), (0x 78 31)
(0x BC 9A 35 12), (0x 31 78)
(0x 48 AC 59 3D), (0x 1E 8C)
(0x 3D 59 AC 48), (0x 8C 1E)

• • • format A (MSB-first/Big Endian)
• • • format B (MSB-first/Little Endian)
• • • format C (LSB-first/Big Endian)
```

Select the computing data input format to CRC computing unit so that the format matches to the storage format in the memory of 48-bit transmit data shown above. Table 5-1 below shows examples of the register setting value, computing input value and computing output value for each memory storage format A/B/C/D.

Table 5-1 Example of Value for CRC Computing Example 1

No.	Target Register	Register Write Value or Read Value			
		Format A	Format B	Format C	Format D
	PRGCRC_POLY	0x1021 0000	0x1021 0000	0x1021 0000	0x1021 0000
	PRGCRC_SEED	0xFFFF 0000	0xFFFF 0000	0xFFFF 0000	0xFFFF 0000
	PRGCRC_FXOR	0xFFFF 0000	0x0000 FFFF	0xFFFF 0000	0x0000 FFFF
	PRGCRC_CFG	0x00E0 0000	0x00E0 0500	0x00E0 0A00	0x00E0 0F00
		SZ=11	SZ=11	SZ=11	SZ=11
		FI=00	FI=01	FI=10	FI=11
		FO=00	FO=01	FO=10	FO=11
	PRGCRC_WR	0x1235 9ABC	0xBC9A 3512	0x48AC 593D	0x3D59 AC48
	PRGCRC_CFG	0x0060 0000	0x0060 0500	0x0060 0A00	0x0060 0F00
		SZ=01	SZ=01	SZ=01	SZ=01
		FI=00	FI=01	FI=10	FI=11
		FO=00	FO=01	FO=10	FO=11
	PRGCRC_WR	0x0000 7831	0x0000 3178	0x0000 1E8C	0x0000 8C1E
	PRGCRC_RD	0xCDBA 0000	0x0000 BACD	0xB35D 0000	0x0000 5DB3



- 1. Set the value of generator polynomial for the PRGCRC_POLY register. Set 0x1021 0000 according with generator polynomial. (value common to format A, B, C and D)
- 2. Set the CRC initial value for the PRGCRC_SEED register. Since the CRC initial value is 0xFFFF, set 0xFFFF 0000. (value common to format A, B, C and D)
- Set the output inversion value for the PRGCRC_FXOR register. Perform settings according to the computing output format (FO). (Values for format A and C are different from those of format B and D.)
- 4. Set the computing input/output format for the PRGCRC_CFG register. The size of the first input data is 32-bit. Select and set (SZ="11") and the computing input/output data format (FI, FO) respectively according to the memory storage format of the input/output data.
- 5. Set the computing input data of the specified input format (FI) for the PRGCRC_WR register. Write the head of the transmit data with 32-bit width at first. After writing, perform checking of computing completion with LOCK.
- 6. Set the input data size of the PRGCRC_CFG register to 16-bit (SZ="01") since the second write data is 16-bit.
- 7. Set the computing input data of the specified input format (FI) for the PRGCRC_WR register. Write the second transmit data with 16-bit width. In all input data format, the bit position of writing is PRGCRC_WR[15:0], even if input data format A,C and 16-bit width is selected. After writing, perform checking of computing completion with LOCK.
- 8. Read the CRC computing results from the PRGCRC_RD register. The position where the computing results can be read varies depending on the computing output format (FO). In case of format A and C, the values read from PRGCRC_RD[31:16] are the CRC computing results. In case of format B and D, the values read from PRGCRC_RD[15:0] are the CRC computing results.

Transmit the 64-bit sequence below by using the CRC computing results. The value indicated with bold and italic shows the generated CRC value. The CRC computing results vary if the output format (FO) is different, however, the same bit sequence will be transmitted regardless of the data format.

■ Memory storage format

```
(0x 12 35 9A BC), (0x 78 31 CD BA) · · · format A (0x BC 9A 35 12), (0x BA CD 31 78) · · · format B (0x 48 AC 59 3D), (0x 1E 8C B3 5D) · · · format C (0x 3D 59 AC 48), (0x 5D B3 8C 1E) · · · format D
```

■ 64-bit sequence with CRC (transmit from left to right)

00010010	00110101	10011010	10111100	01111000	00110001	11001101	10111010
(0x12)	(0x35)	(0x9A)	(0xBC)	(0x78)	(0x31)	(0x CD)	(0x BA)
(0x48)	(0xAC)	(0x59)	(0x3D)	(0x1E)	(0x8C)	(0x B3)	(0x 5D)



5.2 Example of Computing 2

This example 2 shows computing which checks the CRC code when data is received to the following 64-bit serial bit sequence. This was transmitted in the computing example 1. This example is explained based on the following conditions.

The bit sequence is received from left to right. The values used for generator polynomial and initial values are same as those used when the CRC code is generated. The CRC computing results are not inverted. 64-bit received data is stored as 2word-32bit values on the MCU memory.

64-bit sequence with CRC (receive from left to right)
 00010010 00110101 10011010 101111100 01111100 00110001 11001101 10111010

Memory storage format

(0x 12 35 9A BC), (0x 78 31 **CD BA**)
(0x BC 9A 35 12), (0x **BA CD** 31 78)
(0x 48 AC 59 3D), (0x 1E 8C **B3 5D**)
(0x 3D 59 AC 48), (0x **5D B3** 8C 1E)

• • format A (MSB-first/Little Endian)
• • format C (LSB-first/Big Endian)
• • • format D (LSB-first/Little Endian)

Select the computing data input format to CRC computing unit so that the format matches to the storage format in the memory of 64-bit received data shown above. Table 5-2 below shows examples of the register setting value, computing input value and computing output value for each storage format A/B/C/D.

Table 5-2 Example of Value for CRC Computing Example 2

No.	Torrect Desister		Register Write Va	lue or Read Value		
NO.	Target Register	Format A	Format B	Format C	Format D	
1	PRGCRC_POLY	0x1021 0000	0x1021 0000	0x1021 0000	0x1021 0000	
2	PRGCRC_SEED	0xFFFF 0000	0xFFFF 0000	0xFFFF 0000	0xFFFF 0000	
3	PRGCRC_FXOR	0x0000 0000	0x0000 0000	0x0000 0000	0x0000 0000	
	4 PRGCRC_CFG	0x00E0 0000	0x00E0 0500	0x00E0 0A00	0x00E0 0F00	
4		SZ=11	SZ=11	SZ=11	SZ=11	
4		FI=00	FI=01	FI=10	FI=11	
		FO=00	FO=01	FO=10	FO=11	
5	PRGCRC_WR	0x1235 9ABC	0xBC9A 3512	0x48AC 593D	0x3D59 AC48	
5	(First time)	0X1233 9ABC	0xbC9A 3312	0x46AC 595D	UX3D39 AC48	
6	PRGCRC_WR	0x7831 CDBA	0xBACD 3178	0x1E8C B35D	0x5DB3 8C1E	
0	(Second time)	UX/OST CDBA	UXDACD 3176	UXIEOC BOOD	UX3DB3 8CTE	
7	PRGCRC_RD	0x1D0F 0000	0x0000 0F1D	0xB8F0 0000	0x0000 F0B8	

- Set the value of generator polynomial for the PRGCRC_POLY register. Set 0x1021 0000 according with generator polynomial. (value common to format A, B, C and D, and same value when the CRC code is generated)
- 2. Set the CRC initial value for the PRGCRC_SEED register. Since the CRC initial value is 0xFFFF, set 0xFFFF 0000. (value common to format A, B, C and D, and same value when the CRC code is generated)
- 3. Set the PRGCRC_FXOR register. Set 0x0000 0000 without performing bit inversion. (value common to format A, B, C and D, and is not same value when the CRC code is generated)



- 4. Set the computing input/output format for the PRGCRC_CFG register. The size of the input data is 32-bit. Select and set (SZ="11") and the computing input/output data format (FI, FO) respectively according to the memory storage format of the input/output data.
- 5. and 6. Set the computing input data of the specified input format (FI) for the PRGCRC_WR register in order of receiving. In this example, writing is performed twice with 32-bit width. Each time writing is performed, checking of computing completion with LOCK is performed.
- 7. Read the CRC computing results from the PRGCRC_RD register. The position where the computing results can be read varies depending on the computing output format (FO). In case of format A and C, the values read from PRGCRC_RD[31:16] are the CRC computing results. In case of format B and D, the values read from PRGCRC_RD[15:0] are the CRC computing results.

The CRC computing results vary if the output format (FO) is different, however, the bit sequence will be same regardless of the data format.

■ CRC computing result memory storage format

(0x 1D 0F) · · · Format A (0x 0F 1D) · · · Format B (0x B8 F0) · · · Format C (0x F0 B8) · · · Format D

■ CRC computing result bit sequence 00011101 000011111

You can determine that no error is detected in the CRC check with generator polynomial, $x^{16}+x^{12}+x^5+1$.

Appendixes



This chapter shows the register map, the list of notes and the major changes.

- A. Register Map
- B. List of Notes
- C. Major Changes

A. Register Map



This chapter shows the register map.

1. Register Map

- 1.1 FLASH_IF
- 1.2 Unique ID
- 1.3 ECC Capture Address
- 1.4 Clock/Reset
- 1.5 HW WDT
- 1.6 SW WDT
- 1.7 Dual_Timer
- 1.8 MFT
- 1.9 PPG
- 1.10 Base Timer
- 1.11 IO Selector for Base Timer
- 1.12 QPRC
- 1.13 QPRC NF
- 1.14 A/DC
- 1.15 CR Trim
- 1.16 EXTI
- 1.17 INT-Req. READ
- 1.18 D/AC
- 1.19 HDMI-CEC
- 1.20 GPIO
- 1.21 LVD
- 1.22 DS_Mode
- 1.23 USB Clock
- 1.24 CAN_Prescaler
- 1.25 MFS
- 1.26 CRC
- 1.27 Watch Counter
- 1.28 RTC
- 1.29 Low-speed CR Prescaler
- 1.30 Peripheral Clock Gating
- 1.31 Smart Card Interface
- 1.32 MFSI2S
- 1.33 I2S Prescaler
- 1.34 GDC_Prescaler
- 1.35 EXT-Bus I/F
- 1.36 USB




- 1.37 DMAC
- 1.38 DSTC
- 1.39 CAN
- 1.40 Ethernet-MAC
- 1.41 Ethernet-Control
- 1.42 I2S
- 1.43 SD-Card
- 1.44 CAN FD
- 1.45 Programmable-CRC
- 1.46 WorkFlash_IF
- 1.47 High-Speed Quad SPI Controller
- 1.48 HyperBus Interface
- 1.49 GDC Sub System Controller
- 1.50 GDC Sub System SDRAM Controller



1. Register Map

Register map is shown on the table every module/function.

[How to read the each table]



Base_A	ddress			Regi	ster		
+ Add	+ Address +3			+2	+1		+0
00	00					S	CM_CTL[B,H,W]
0x0	00	-		-	-		00000-0-
0.40	0.4					S	CM_STR[B,H,W]
0x0	04	-		-	-		00000-0-
0x0	ΛQ			STB_CTI	_[B,H,W]		
0.00	00			0000000 000000	00000		
0x0	00	-		T ₋ I	RS	T_STR[B,H,	W]
0,0	•	A			<u> </u>	0 00000-0	1
						ļ	
		I	Initial va	lue after reset			
	-:	Reserved area	"1":	Initial value is 1			
	*:	Test register area	"0":	Initial value is 0			
			"X":	Initial value is u	ndefined		
			" - ":	Reserved bit			
			Register	name			
			Access u	nit			J
			(B: byte	, H: half word, W:	word)		
			Rightmo	st register address (F	or word-length access,	the "+0" colu	ımn of the register
			the LSB	of the data.)			

Notes:

- The register table is represented in the little-endian.
- When performing a data access, the addresses should be as below according to the access size.
- Word access: Address should be multiples of 4 (least significant 2 bits should be 0x00)
- Half word access: Address should be multiples of 2 (least significant bit should be 0x0)
- Byte access:
- Do not access the test register area.
- Do not access the area that is not written in the register table.
- When the register is accessed by larger unit than register size, for the reserved area to access at the same time, the read value is undefined, and writing is invalid.



1.1 FLASH_IF

1.1.1 TYPE1-M4, TYPE2-M4 Products

FLASH_IF Base_Address: 0x4000_0000

Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x000		FASZ	R[B,H,W]	•		
0x004		FRWT	R[B,H,W]			
0x008		FSTF	R[B,H,W]			
0x00C			*			
0x010		FSYNDN[B,H,W]				
0x014		FBFCR[B,H,W]				
0x018 - 0x01C	-	-	-	-		
0x020		FICR	[B,H,W]			
0x024		FISR	[B,H,W]			
0x028		FICLE	R[B,H,W]			
0x02C - 0x0FC	=					
0x100		CRTRMM[B,H,W]				
0x104 - 0x1FC	-	-	-	-		

Note:

- For details of Flash I/F registers, see Flash Programming Manual of the product used.



1.1.2 TYPE3-M4 Product

FLASH_IF Base_Address : 0x4000_0000

Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x000		FASZF	R[B,H,W]			
0x004		FRWTF	R[B,H,W]			
0x008		FSTR	[B,H,W]			
0x00C			*			
0x010		FSYND	N[B,H,W]			
0x014		FBFCF	R[B,H,W]			
0x018 - 0x01C	-	-	-	-		
0x020		FICR	[B,H,W]	<u>.</u>		
0x024		FISR[B,H,W]			
0x028		FICLR	[B,H,W]			
0x02C	-	-	-	-		
0x030		DFCT	RLR[W]	<u>.</u>		
0x034 - 0x0FC	-	-	-	-		
0x100		CRTRM	M[B,H,W]	<u>.</u>		
0x104 - 0x10C	-	-	-	-		
0x110		FGPDM	11[B,H,W]			
0x114	FGPDM2[B,H,W]					
0x118	FGPDM3[B,H,W]					
0x11C			14[B,H,W]			
0x120 - 0x1FC	-	-	-	-		

Base_Address		Register				
+ Address	+3 +2 +1 +0					
0x400		DFASZR[B,H,W]				
0x404		DFRWTI	R[B,H,W]			
0x408		DFSTR[B,H,W]				
0x40C - 0x4FC	-	-	=	-		

Note:

- For details of Flash I/F registers, see Flash Programming Manual of the product used.



1.1.3 TYPE4-M4, TYPE5-M4, TYPE6-M4 Products

FLASH_IF Base_Address : 0x4000_0000

Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x000		FASZR	[B,H,W]			
0x004		FRWTR	[B,H,W]			
0x008		FSTR[I	3,H,W]			
0x00C		4	•			
0x010		FSYNDN	I[B,H,W]			
0x014		FBFCR	[B,H,W]			
0x018 - 0x01C	-	-	-	-		
0x020		FICR[E	3,H,W]			
0x024		FISR[E	3,H,W]			
0x028		FICLR[B,H,W]			
0x02C - 0x0FC	=	-	-	-		
0x100		CRTRM	И[B,H,W]			
0x104 - 0x10C	=	-	-	-		
0x110	FGPDM1[B,H,W]					
0x114	FGPDM2[B,H,W]					
0x118	FGPDM3[B,H,W]					
0x11C		FGPDM4	4[B,H,W]			
0x120 - 0x1FC						

Note:

- For details of Flash I/F registers, see Flash Programming Manual of the product used.



1.2 Unique ID

Unique ID Base_Address : 0x4000_0200

Base_Address	Register						
+ Address	+3	+2	+1	+0			
0,000		UIDR0[W]					
0x000		XXXXXXX XXXXXXXX XXXXXXX XXXX					
0,004		UIDR1[W]					
0x004		XXXXX XXXXXXXX					
0x008 - 0xDFC	-	-	-	-			

1.3 ECC Capture Address

ECC Capture Address Base_Address : 0x4000_0300

Base_Address	Register						
+ Address	+ Address +3 +2 +1						
0x000		FERRAD[W]					
0x004 - 0xFFC	-	-	-	-			



1.4 Clock/Reset

1.4.1 TYPE1-M4, TYPE2-M4 Products

Clock/Reset Base_Address : 0x4001_0000

Base_Address	Register					
+ Address	+3	+2	+1	+0		
0,4000				SCM_CTL[W]		
0x000	-	-	-	00000-0-		
0::004				SCM_STR[W]		
0x004	-	-	-	00000-0-		
0,000		STB	_CTL[W]			
800x0		00000000 00000	0000			
0x00C	<u>-</u>	-	RST_S	TR[W]		
0x00C	-	-	0 0	00001		
0x010				BSC_PSR[W]		
00010	-	-	-	000		
0x014				APBC0_PSR[W]		
00014	-	-	-	00		
0x018				APBC1_PSR[W]		
00016	-	-	-	1000		
0.010			APBC2_PSR[W]			
0x01C	-	-	-	1000		
0.000				SWC_PSR[W]		
0x020	-	-	-	00		
0x024 - 0x027	-	-	-	-		
0.000				TTC_PSR[W]		
0x028	-	-	-	00		
0x02C - 0x02F	-	-	-	-		
0.000				CSW_TMR[W]		
0x030	-	-	-	00000000		
2 224				PSW_TMR[W]		
0x034	-	-	-	0-000		
				PLL_CTL1[W]		
0x038	-	-	-	00000000		
				PLL_CTL2[W]		
0x03C	-	-	-	000000		
			CSV_C	TL[W]		
0x040	-	-	-11100			
				CSV_STR[W]		
0x044	-	-	-	00		
			FCSWH			
0x048	-	-		FCSWH_CTL[W] 11111111 11111111		
			FCSWL_			
0x04C	-	-	00000000			





Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x050			FCSWD	_CTL[W]		
0x050	-	-	00000000	00000000		
0x054				DBWDT_CTL[W]		
0x054	•	-	-	0-0		
0x058	-	-	-	*		
0x05C - 0x05F	-	-	-	-		
0,000				INT_ENR[W]		
0x060	-	-	-	0000		
0x064				INT_STR[W]		
UXU04	-	-	-	0–000		
0x068				INT_CLR[W]		
UXUOO	-	-	-	0000		
0x06C – 0xFFC	-	-	-	-		



1.4.2 TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products

Clock/Reset Base_Address : 0x4001_0000

Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x000	-	-	-	SCM_CTL[W] 00000-0-		
0x004	-	-	-	SCM_STR[W] 00000-0-		
0x008			_CTL[W]			
0x00C	-	-	RST_S			
0x010	-	-	-	BSC_PSR[W]000		
0x014	-	-	-	APBC0_PSR[W] 00		
0x018	-	-	-	APBC1_PSR[W] 1000		
0x01C	-	-	-	APBC2_PSR[W] 1000		
0x020	-	-	-	SWC_PSR[W]		
0x024 - 0x027	-	-	-	-		
0x028	-	-	-	TTC_PSR[W]		
0x02C – 0x02F	-	-	-	-		
0x030	-	-	-	CSW_TMR[W] 00000000		
0x034	-	-	-	PSW_TMR[W] 0-000		
0x038	-	-	-	PLL_CTL1[W] 00000000		
0x03C	-	-	-	PLL_CTL2[W] 000000		
0x040	-	-	CSV_(
			-11100			
0x044	-	-	-	CSV_STR[W] 00		
0x048	-	-	FCSWH_CTL[W] 11111111 11111111			
0x04C	-	-	FCSWL_ 00000000			





Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x050	-	-	FCSWD_CTL[W] 00000000 00000000		
0x054	-	-	-	DBWDT_CTL[W] 0-0	
0x058	-	-	-	*	
0x05C - 0x05F	-	-	-	-	
0x060	-	-	-	INT_ENR[W] 0000	
0x064	-	-	-	INT_STR[W] 0-000	
0x068	-	-	-	INT_CLR[W] 0000	
0x06C - 0x070	-	-	-	-	
0x074		PLLCG_CTL[W] 11111111 00000000 0000			
0x078 – 0xFFC	-	-	-	-	



1.5 HW WDT

HW WDT Base_Address: 0x4001_1000

Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x000	WDG_LDR[W] 00000000 00000000 11111111 11111111				
0x004		WDG_VLR[W] XXXXXXXX XXXXXXXX XXXXXXXX			
0x008	-	-	-	WDG_CTL[W] 11	
0x00C	-	-	-	WDG_ICL[W] XXXXXXXX	
0x010	-	-	-	WDG_RIS[W] 0	
0x014			*		
0x018 – 0xBFC	-	-	-	-	
0xC00		WDG_LCK[W] 00000000 00000000 000000001			
0xC04 – 0xFFC	-	-	-	-	

1.6 SW WDT

SW WDT Base_Address: 0x4001_2000

Base_Address + Address	Register				
	+3	+2	+1	+0	
0x000	WdogLoad[W] 11111111 11111111 11111111				
0x004	WdogValue[W] 11111111 11111111 11111111				
0x008	-	-	-	WdogControl[W]00000	
0x00C	WdogIntCir[W] XXXXXXXX XXXXXXXX XXXXXXXX				
0x010	-	-	-	WdogRIS[W]	
0x014	*				
0x018	-	-	-	WdogSPMC[W]	
0x01C – 0xBFC	-	-	-	-	
0xC00	WdogLock[W] 00000000 00000000 00000000				
0xC04 - 0xDFC	-	-	-	-	
0xF00 - 0xF04	*				
0xF08 - 0xFDF	-	-	-	-	
0xFE0 - 0xFFC			*		



1.7 Dual_Timer

Dual_Timer Base_Address : 0x4001_5000

Base_Address	Register					
+ Address	+3 +2 +1					
0x000	Timer1Load[W]					
00000	00000000 00000000 00000000 00000000					
0.004	Timer1Value[W]					
0x004		11111111 11111111	11111111 11111111			
0x008		Timer1C	Control[W]			
0,000			00100000			
0x00C		Timer1	IntClr[W]			
0,000		XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXXX			
0x010			IRIS[W]			
3,010			0			
0x014	Timer1MIS[W]					
0,017			0			
0x018	Timer1BGLoad[W]					
0.0.0		00000000 00000000 00000000				
0x020		Timer2Load[W]				
0.1020		00000000 00000000 00000000				
0x024	Timer2Value[W]					
	11111111 11111111 11111111					
0x028			Control[W]			
		00100000				
0x02C			IntClr[W]			
		XXXXXXX XXXXXXX XXXXXXX XXXXXXX				
0x030		Timer2RIS[W]				
		0				
0x034		Timer2MIS[W]				
			0			
0x038			GLoad[W]			
		00000000 00000000 00000000				
0x040 - 0xFFC	-	-	-	-		



1.8 MFT

1.8.1 TYPE1-M4, TYPE2-M4 Products

MFT unit0 Base_Address : 0x4002_0000

MFT unit1 Base_Address : 0x4002_1000

MFT unit2 Base_Address : 0x4002_2000

Base_Address	Register				
+ Address	+3 +2		+1	+0	
0::100	OCCP	D[H,W]			
0x100	00000000		-	-	
0.404	OCCP1[H,W]				
0x104	00000000 00000000		-	-	
0x108	OCCP2[H,W]		_	_	
0.00	00000000	00000000	- 	-	
0x10C	OCCP3[H,W]		_	_	
OXTOG	00000000	00000000		-	
0x110	OCCP4	• • •	-	<u>-</u>	
	00000000				
0x114	OCCP5[H,W]		-	-	
	00000000				
0x118	-	OCSD10[B,H,W]	OCSB10[B,H,W]	OCSA10[B,H,W]	
		00000000	00000000	00000000	
0x11C	-	OCSD32[B,H,W]	OCSB32[B,H,W]	OCSA32[B,H,W]	
		00000000	00000000	00000000	
0x120	-	OCSD54[B,H,W] 00000000	OCSB54[B,H,W]	OCSA54[B,H,W]	
	-	0000000	00000000	00000000	
0x124		-	OCSC[B,H,W] 000000	-	
			OCSE0	IR H W/I	
0x128	-	-	00000000	-	
		OCSE1	[B,H,W]	0000000	
0x12C			00000000 00000000		
			OCSE2[B,H,W]		
0x130	-	-	0000000 0000000		
		OCSE3	[B,H,W]		
0x134	00000000 00000000 00000000				
0:420			OCSE4	[B,H,W]	
0x138	<u>-</u>	-	0000000 0000000		
0x13C		OCSE5	[B,H,W]		
UXIOC		00000000 00000000	00000000 00000000		
0x140	TCCP0[H,W]		_	_	
0.110	11111111 11111111		-	-	
0x144	TCDT0[H,W]		_	_	
VA177	00000000 00000000				
0v149	TCSC0[H,W]		TCSA0[B,H,W]		
0x148	00000000 00000000		00000000 01000000		



Base_Address	Register				
+ Address	+3 +2		+1	+0	
0x14C	TCCP ⁻ 111111111	-	-	-	
0x150	TCDT1[H,W] 00000000 00000000		-	-	
0x154	TCSC ⁻		TCSA1[B,H,W] 00000000 01000000		
0x158	TCCP2 111111111		-	-	
0x15C	TCDT2 00000000		-	-	
0x160	TCSC2		TCSA2[B,H,W] 00000000 01000000		
		TCA	:AL[W]		
		00000000 00000000	11111111 11111111 *1		
0x164	-	-		- *2	
			T unit0 ınit1,unit2		
0x168	-	OCFS54[B,H,W] 00000000	OCFS32[B,H,W]	OCFS10[B,H,W]	
0x16C	-	-	ICFS32[B,H,W] 00000000	ICFS10[B,H,W] 00000000	
0x170	-	ACFS54[B,H,W] 00000000	ACFS32[B,H,W] 00000000	ACFS10[B,H,W] 00000000	
0x174	ICCP0[H,W] 00000000 00000000		-	-	
0x178	ICCP1[H,W] 00000000 00000000		-	-	
0x17C	ICCP2 00000000		-	-	
0x180	ICCP3 00000000		-	-	
0x184	-	-	ICSB10[B,H,W] 00	ICSA10[B,H,W] 00000000	
0x188			ICSB32[B,H,W] 00	ICSA32[B,H,W] 00000000	
0x18C	WFTF10[H,W] 00000000 00000000		-	-	
0x190	WFTB10[H,W] 00000000 00000000		WFTA10[H,W] 00000000 00000000		
0x194	WFTF32[H,W] 00000000 00000000		-	-	
0x198	WFTB32[H,W] 00000000 00000000		WFTA32[H,W] 00000000 00000000		



Base_Address		jister		
+ Address	+3	+2	+1	+0
0x19C		WFTF54[H,W] 00000000 00000000		-
0x1A0	WFTB54[H,W] 00000000 00000000		WFTA54[H,W] 00000000 00000000	
0x1A4		-	-	WFSA10[B,H,W] 000000 000000
0x1A8		-	-	WFSA32[B,H,W] 000000 000000
0x1AC		-	-	WFSA54[B,H,W] 000000 000000
0x1B0		-	-	WFIR[H,W] 00000000 00000000
0x1B4		-	-	NZCL[H,W] 00000000 00000000
0x1B8		0[H,W] 00000000	-	-
0x1BC		1[H,W] 00000000	-	-
0x1C0	ACMP2[H,W] 00000000 00000000		-	-
0x1C4	ACMP3[H,W] 00000000 00000000		-	-
0x1C8	ACMP4[H,W] 00000000 00000000		-	-
0x1CC	ACMP5[H,W] 00000000 00000000		-	-
0x1D0	-	-	ACSA[B,H,W] 00000000 00000000	
0x1D4	-	-	ACSD0[B,H,W] 00000000	ACSC0[B,H,W] 00000000
0x1D8	-	-	ACSD1[B,H,W] 00000000	ACSC1[B,H,W] 00000000
0x1DC	-	-	ACSD2[B,H,W] 00000000	ACSC2[B,H,W] 00000000
0x1E0	-	-	ACSD3[B,H,W] 00000000	ACSC3[B,H,W] 00000000
0x1E4	-	-	ACSD4[B,H,W] 00000000	ACSC4[B,H,W] 00000000
0x1E8	-	-	ACSD5[B,H,W] 00000000	ACSC5[B,H,W] 00000000
0x1EC-0xFFC	-	-	-	-



1.8.2 TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products

MFT unit0 Base_Address : 0x4002_0000

MFT unit1 Base_Address : 0x4002_1000

MFT unit2 Base_Address : 0x4002_2000

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x100		0[H,W]	-	-
	00000000			
0x104	OCCP1[H,W] 00000000 00000000		-	-
0x108	OCCP.		-	-
	00000000	3[H,W]		
0x10C	00000000	• • •	-	-
	OCCP			
0x110	00000000	-	-	-
		5[H,W]		
0x114	00000000	-	-	-
	OCSD10		OCSB10[B,H,W]	OCSA10[B,H,W]
0x118	000000	-	00000000	00000000
0.440	OCSD32	2[B,H,W]	OCSB32[B,H,W]	OCSA32[B,H,W]
0x11C	000000 00000000		00000000	00000000
0x120	OCSD54[B,H,W]		OCSB54[B,H,W]	OCSA54[B,H,W]
0X120	000000 00000000		00000000	00000000
0x124	_	_	OCSC[B,H,W]	_
0.7124			000000	
0x128	-	-	OCSE0	
			00000000	00000000
0x12C			[B,H,W]	
		00000000 00000000	00000000 00000000	rp IIIMa
0x130	-	-	OCSE2	
		0005	00000000 B[B,H,W]	0000000
0x134			00000000 00000000	
		000000000000000000000000000000000000000	OCSE4	IR H W1
0x138	-	-	00000000	
		OCSES	5[B,H,W]	
0x13C			00000000 00000000	
0.440	TCCP	0[H,W]		
0x140	11111111 11111111		-	-
0x144		D[H,W]		
UX 144	00000000 00000000		-	-
0x148		0[H,W]	TCSA0	[B,H,W]
0.1.40	00000000		00000000	01000000
0x14C	TCCP		_	<u>-</u>
0.7.10	11111111	11111111		



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x150	TCDT ² 00000000	-	-	-	
0x154	TCSC1[H,W] 00000000 00000000		TCSA1[B,H,W] 00000000 01000000		
0x158	TCCP2		-	-	
0x15C	TCDT2 00000000	-	-	-	
0x160	TCSC2		TCSA2[00000000		
		TCA 00000000 000000000	.L[W] 11111111 11111111 *1		
0x164	-	-	-	- *2	
		*1 MF	T unit0		
		*2 MFT u	ınit1,unit2		
0x168	-	OCFS54[B,H,W] 00000000	OCFS32[B,H,W] 00000000	OCFS10[B,H,W]	
0x16C	-	-	ICFS32[B,H,W] 00000000	ICFS10[B,H,W] 00000000	
0x170	-	ACFS54[B,H,W] 00000000	ACFS32[B,H,W] 00000000	ACFS10[B,H,W] 00000000	
0x174	ICCP0 00000000		-	-	
0x178	ICCP1 00000000		-	-	
0x17C	ICCP2 00000000		-	-	
0x180	ICCP3 00000000		-	-	
0x184	-	-	ICSB10[B,H,W] 00	ICSA10[B,H,W] 00000000	
0x188			ICSB32[B,H,W] 00	ICSA32[B,H,W] 00000000	
0x18C	WFTF1 00000000		-	-	
0x190	WFTB1 00000000		WFTA1 00000000	-	
0x194	WFTF3 00000000		-	-	
0x198	WFTB3 00000000		WFTA3 00000000		
0x19C	WFTF5 00000000		-	-	



Base_Address	Register			
+ Address	+3	+2	+1	+0
0x1A0	WFTB5 00000000	54[H,W] 00000000	WFTA54[H,W] 00000000 00000000	
0x1A4	-			D[B,H,W] 0 000000
0x1A8	-	-	WFSA32	
0x1AC	-	-	WFSA54	-
0x1B0	-	-	WFIR 00000000	-
0x1B4	-	-	NZCL 00000000	
0x1B8	ACMP 00000000	0[H,W] 00000000	-	-
0x1BC		1[H,W] 00000000	-	-
0x1C0		ACMP2[H,W] 00000000 00000000		-
0x1C4		ACMP3[H,W] 00000000 00000000		-
0x1C8		ACMP4[H,W] 00000000 00000000		-
0x1CC		5[H,W] 00000000	-	-
0x1D0	-	-	ACSA[B,H,W] 00000000 00000000	
0x1D4	-	ACMC0[B,H,W] 000000	ACSD0[B,H,W] 00000000	ACSC0[B,H,W] 00000000
0x1D8	-	ACMC1[B,H,W] 000000	ACSD1[B,H,W] 00000000	ACSC1[B,H,W] 00000000
0x1DC	-	ACMC2[B,H,W] 000000	ACSD2[B,H,W] 00000000	ACSC2[B,H,W] 00000000
0x1E0	-	ACMC3[B,H,W] 000000	ACSD3[B,H,W] 00000000	ACSC3[B,H,W] 00000000
0x1E4	-	ACMC4[B,H,W] 000000	ACSD4[B,H,W] 00000000	ACSC4[B,H,W] 00000000
0x1E8	-	ACMC5[B,H,W] 000000	ACSD5[B,H,W] 00000000	ACSC5[B,H,W] 00000000
0x1EC		-	-	TCSD[B,H,W] 00
0x1F0-0xFFC	-	-	-	-



1.9 PPG

PPG Base_Address: 0x4002_4000

Base_Address			Register	
+ Address	+3	+2	+1	+0
0x000	-	-	TTCR0 [B,H,W] 11110000	-
0x004	=	-	-	*
0x008	-	-	COMP0 [B,H,W] 00000000	-
0x00C	-	-	-	COMP2 [B,H,W] 00000000
0x010	-	-	COMP4 [B,H,W] 00000000	-
0x014	-	-	-	COMP6 [B,H,W] 00000000
0x018 - 0x01C	-	-	-	-
0x020	-	-	TTCR1 [B,H,W] 11110000	-
0x024	-	-	-	*
0x028	-	-	COMP1 [B,H,W] 00000000	-
0x02C	-	-	-	COMP3 [B,H,W] 00000000
0x030	-	-	COMP5 [B,H,W] 00000000	-
0x034	-	-	-	COMP7 [B,H,W] 00000000
0x038 - 0x03C	-	-	-	-
0x040	-	-	TTCR2 [B,H,W] 11110000	-
0x044	-	-	-	*
0x048	-	-	COMP8 [B,H,W] 00000000	-
0x04C	-	-	-	COMP10 [B,H,W] 00000000
0x050	-	-	COMP12 [B,H,W] 00000000	-
0x054	-	-	-	COMP14 [B,H,W] 00000000
0x058 - 0x0FC	-	-	-	-
0x100	-	-	00000000	[B,H,W] 00000000
0x104	-	-		[B,H,W] 00000000
0x108 - 0x13C	-	-	- TD04	-
0x140	-	-	0	[B,H,W] 0000000
0x144	-	-		[B,H,W] 0000000
0x148 - 0x1FC	-	-	-	-

A. Register Map



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0.000			PPGC0 [B,H,W]	PPGC1 [B,H,W]	
0x200	-	-	0000000	0000000	
2 221			PPGC2 [B,H,W]	PPGC3 [B,H,W]	
0x204	-	-	00000000	0000000	
			PRLH0 [B,H,W]	PRLL0 [B,H,W]	
0x208	-	-	XXXXXXXX	XXXXXXXX	
			PRLH1 [B,H,W]	PRLL1 [B,H,W]	
0x20C	-	-	XXXXXXXX	XXXXXXXX	
0.040			PRLH2 [B,H,W]	PRLL2 [B,H,W]	
0x210	-	-	XXXXXXXX	XXXXXXXX	
			PRLH3 [B,H,W]	PRLL3 [B,H,W]	
0x214	-	=	XXXXXXXX	XXXXXXXX	
				GATEC0 [B,H,W]	
0x218	-	-	-	0000	
0x21C - 0x23C	-	-	-	-	
			PPGC4 [B,H,W]	PPGC5 [B,H,W]	
0x240	-	=	00000000	00000000	
			PPGC6 [B,H,W]	PPGC7 [B,H,W]	
0x244	-	-	00000000	00000000	
			PRLH4 [B,H,W]	PRLL4 [B.H.W]	
0x248	-	-	XXXXXXXX	XXXXXXXX	
			PRLH5 [B,H,W]	PRLL5 [B,H,W]	
0x24C	-	-	XXXXXXXX	XXXXXXXX	
			PRLH6 [B,H,W]	PRLL6 [B,H,W]	
0x250	-	-	XXXXXXXX	XXXXXXXX	
			PRLH7 [B,H,W]	PRLL7 [B,H,W]	
0x254	-	-	XXXXXXXX	XXXXXXXX	
			700000	GATEC4 [B,H,W]	
0x258	-	-	-	00	
0x25C - 0x27C	-		_	-	
			PPGC8 [B,H,W]	PPGC9 [B,H,W]	
0x280	-	=	00000000	00000000	
			PPGC10 [B,H,W]	PPGC11 [B,H,W]	
0x284	-	-	00000000	00000000	
			PRLH8 [B,H,W]	PRLL8 [B,H,W]	
0x288	-	=	XXXXXXXX	XXXXXXXX	
			PRLH9 [B,H,W]	PRLL9 [B,H,W]	
0x28C	-	-	XXXXXXXX	XXXXXXXX	
			PRLH10 [B,H,W]	PRLL10 [B,H,W]	
0x290	-	-	XXXXXXXX	XXXXXXXX	
			PRLH11 [B,H,W]	PRLL11 [B,H,W]	
0x294	-	-	XXXXXXXX	XXXXXXXX	
			^^^^^		
0x298	-	-	-	GATEC8 [B,H,W] 0000	
0x29C - 0x2BC					
OYTAC - OXTRC	-	-	-	-	
0x2C0	-	-	PPGC12 [B,H,W]	PPGC13 [B,H,W]	
			00000000	00000000	



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x2C4	_	_	PPGC14 [B,H,W]	PPGC15 [B,H,W]	
0,204			00000000	00000000	
0x2C8			PRLH12 [B,H,W]	PRLL12 [B,H,W]	
0.200			XXXXXXXX	XXXXXXXX	
0x2CC			PRLH13 [B,H,W]	PRLL13 [B,H,W]	
UXZCC	-	<u>-</u>	XXXXXXX	XXXXXXXX	
0x2D0			PRLH14 [B,H,W]	PRLL14 [B,H,W]	
0,200	-	-	XXXXXXX	XXXXXXXX	
0x2D4			PRLH15 [B,H,W]	PRLL15 [B,H,W]	
UX2D4	-	-	XXXXXXX	XXXXXXXX	
0.000				GATEC12 [B,H,W]	
0x2D8	-	-	-	00	
0x2DC - 0x2FC	-	-	-	-	
			PPGC16 [B,H,W]	PPGC17 [B,H,W]	
0x300	-	-	00000000	00000000	
			PPGC18 [B,H,W]	PPGC19 [B,H,W]	
0x304	-	-	00000000	00000000	
			PRLH16 [B,H,W]	PRLL16 [B,H,W]	
0x308	-	-	XXXXXXXX	xxxxxxxx	
			PRLH17 [B,H,W]	PRLL17 [B,H,W]	
0x30C	-	-	XXXXXXXX	XXXXXXXX	
			PRLH18 [B,H,W]	PRLL18 [B,H,W]	
0x310	-	-	XXXXXXXX	xxxxxxxx	
			PRLH19 [B,H,W]	PRLL19 [B,H,W]	
0x314	-	-	XXXXXXXX	XXXXXXXX	
			7000000	GATEC16 [B,H,W]	
0x318	-	=	-	0000	
0x31C - 0x33C	_	_	_	-	
0,010 0,000			PPGC20 [B,H,W]	PPGC21 [B,H,W]	
0x340	-	-	00000000	00000000	
			PPGC22 [B,H,W]	PPGC23 [B,H,W]	
0x344	-	-	00000000	00000000	
			PRLH20 [B,H,W]	PRLL20 [B.H.W]	
0x348	-	-	XXXXXXXXX	XXXXXXXX	
0x34C	-	-	PRLH21 [B,H,W] XXXXXXXX	PRLL21 [B,H,W] XXXXXXXX	
0x350	-	-	PRLH22 [B,H,W]	PRLL22 [B,H,W]	
			XXXXXXXX	XXXXXXXX	
0x354	-	-	PRLH23 [B,H,W]	PRLL23 [B,H,W]	
			XXXXXXXX	XXXXXXXX	
0x358	-	-	-	GATEC20 [B,H,W]	
				00	
0x35C - 0x37C	-	-	-	-	
0x380	-	-	-	-	
0x384 - 0xFFC	-	-	-	-	



1.10 Base Timer

Base Timer ch.0 Base Address: 0x4002_5000 Base Timer ch.1 Base Address: 0x4002_5040 Base Timer ch.2 Base Address: 0x4002_5080 Base Timer ch.3 Base Address: 0x4002_50C0 Base Timer ch.4 Base Address: 0x4002_5200 Base Timer ch.5 Base Address: 0x4002 5240 Base Timer ch.6 Base Address: 0x4002_5280 Base Timer ch.7 Base Address: 0x4002_52C0 Base Timer ch.8 Base Address: 0x4002_5400 Base Timer ch.9 Base Address: 0x4002 5440 Base Timer ch.10 Base Address: 0x4002_5480 Base Timer ch.11 Base Address: 0x4002_54C0 Base Timer ch.12 Base Address: 0x4002_5600 Base Timer ch.13 Base Address: 0x4002_5640 Base Timer ch.14 Base Address: 0x4002_5680 Base Timer ch.15 Base Address: 0x4002_56C0

Base_Address	Register			
+ Address +3 +2 +1		+1	+0	
0x000			PCSR/PF	RLL [H,W]
0x000	-	-	XXXXXXX	XXXXXXX
0x004			PDUT/PRLH	/DTBF [H,W]
0x004	-	-	XXXXXXXX XXXXXXXX	
0x008			TMR [H,W]	
0x006	-	-	00000000 00000000	
0x00C			TMCR [B,H,W]	
00000	-	-	-0000000 00000000	
0x010			TMCR2 [B,H,W]	STC [B,H,W]
0.010	-	-	00	0000-000
0x014 - 0x03C	-	-	-	-



1.11 IO Selector for Base Timer

IO Selector for ch.0-ch.3 (Base Timer) Base Address: 0x4002_5100

Base_Address		Reg	ister	
+ Address	+3	+2	+1	+0
0x000	-	-	BTSEL0123 [B,H,W] 00000000	-
0x004 - 0x0FC	-	-	-	-

IO Selector for ch.4-ch.7(Base Timer)Base Address: 0x4002_5300

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x000	-	-	BTSEL4567 [B,H,W] 00000000	-
0x004 - 0x0FC	-	-	-	-

IO Selector for ch.8-ch.11(Base Timer) Base Address: 0x4002_5500

Base_Address	se_Address Register			
+ Address	+3	+2	+1	+0
0x000	-	-	BTSEL89AB [B,H,W] 00000000	-
0x004 - 0x0FC	-	-	-	-

IO Selector for ch.12-ch.15(Base Timer) Base Address: 0x4002_5700

Base_Address		Reg	ister	
+ Address	+3	+2	+1	+0
0x000	-	-	BTSELCDEF [B,H,W] 00000000	-
0x004 - 0x0FC	-	-	-	-

Software-based Simultaneous Startup(Base Timer) Base Address: 0x4002_5F00

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x000 - 0x0FB	-	-	-	-
0x0FC	-	-	BTSSSR [B,H,W] XXXXXXXX XXXXXXXX	



1.12 QPRC

1.12.1 TYPE1-M4, TYPE2-M4, TYPE6-M4 Products

 QPRC ch.0
 Base Address : 0x4002_6000

 QPRC ch.1
 Base Address : 0x4002_6040

 QPRC ch.2
 Base Address : 0x4002_6080

 QPRC ch.3
 Base Address : 0x4002_60C0

Base_Address		Register			
+ Address	s +3 +2 +1		+0		
0.40000			QPCR [H,W]		
0x0000	-	-	00000000	00000000	
0x0004			QRCF	R [H,W]	
0x0004	-	,	00000000	00000000	
0x0008			QPCCI	R [H,W]	
0x0008	-	,	00000000	0000000	
0x000C -			QPRCI	R [H,W]	
000000	-	,	00000000 00000000		
0x0010		_	QMPR [H,W]		
0,00010	_	-	11111111	11111111	
0x0014	_	_	QICRH [B,H,W]	QICRL [B,H,W]	
0,00014	_	_	000000	00000000	
0x0018			QCRH [B,H,W]	QCRL [B,H,W]	
000016	_	-	00000000	00000000	
0x001C			QECR	[B,H,W]	
00010	_	-	000		
0x0020 -	_	_	_	_	
0x003B		_	_	_	
0x003C	QPCRR	[B,H,W]	QRCRF	R[B,H,W]	
0,0000	00000000	00000000	00000000	00000000 00000000	



1.12.2 TYPE3-M4, TYPE4-M4, TYPE5-M4 Products

 QPRC ch.0
 Base Address : 0x4002_6000

 QPRC ch.1
 Base Address : 0x4002_6040

 QPRC ch.2
 Base Address : 0x4002_6080

 QPRC ch.3
 Base Address : 0x4002_60C0

Base_Address		Register		
+ Address	+3	+2	+1 +0	
0x0000			QPCR	[H,W]
000000	-	-	00000000	00000000
0x0004			QRCR	[H,W]
0x0004	1	-	00000000	0000000
0x0008			QPCCF	R [H,W]
000000	-	-	00000000	0000000
0x000C			QPRCR [H,W]	
0x000C	<u>-</u>	00000000 00000000		00000000
0x0010		QMPR [H,W]		
0,00010	-	-	11111111 11111111	
0x0014	_	_	QICRH [B,H,W]	QICRL [B,H,W]
0,000 14	_	-	000000	00000000
0x0018	_	_	QCRH [B,H,W]	QCRL [B,H,W]
0,00010	_	-	00000000	0000000
0x001C			QECR	[B,H,W]
000010	-	-	0000	
0x0020 -				
0x003B	-	<u>-</u>	-	-
0x003C	QPCRR	[B,H,W]	QRCRR	[B,H,W]
0,0000	00000000 00000000		00000000 00000000	



1.13 QPRC NF

 QPRC ch.0 NF
 Base Address: 0x4002_6100

 QPRC ch.1 NF
 Base Address: 0x4002_6110

 QPRC ch.2 NF
 Base Address: 0x4002_6120

 QPRC ch.3 NF
 Base Address: 0x4002_6130

Base_Address		Register		
+ Address	+3	+2	+1	+0
0x0000				NFCTLA[B,H,W]
00000	-	-	-	00-000
0,0004	0.0004		NFCTLB[B,H,W]	
0x0004	-	-	-	00-000
0x0008				NFCTLZ[B,H,W]
00000	-	-	-	00-000
0x000C	_	_	_	_
0,0000	_		_	-



1.14 A/DC

 12bit A/DC unit0
 Base_Address : 0x4002_7000

 12bit A/DC unit1
 Base_Address : 0x4002_7100

 12bit A/DC unit2
 Base_Address : 0x4002_7200

Base_Address		<u>, </u>	Register	
+ Address	+3	+2	+1	+0
0,,000			ADCR[B,H,W]	ADSR[B,H,W]
0x000	-	-	000-0000	00000
0x004	-	-	-	*
0.000			SCCR[B,H,W]	SFNS[B,H,W]
800x0	-	-	1000-000	0000
0.000		SC	FD[B,H,W]	
0x00C		XXXXXXXX XXX	(X1XXXXXXX	
0040			SCIS3[B,H,W]	SCIS2[B,H,W]
0x010	-	-	0000000	00000000
0.044			SCIS1[B,H,W]	SCIS0[B,H,W]
0x014	-	-	0000000	00000000
0.046			PCCR[B,H,W]	PFNS[B,H,W]
0x018	-	-	10000000	XX00
0.046		PC	FD[B,H,W]	
0x01C			(X1-XXXXXXXX	
				PCIS[B,H,W]
0x020	-	-	-	00000000
	CMPD[B,H,W]			CMPCR[B,H,W]
0x024		00 00	-	00000000
			ADSS3[B,H,W]	ADSS2[B,H,W]
0x028	-	-	00000000	00000000
			ADSS1[B,H,W]	ADSS0[B,H,W]
0x02C	=	-	00000000	00000000
			ADST0[B,H,W]	ADST1[B,H,W]
0x030	-	-	00010000	00010000
			00010000	ADCT[B,H,W]
0x034	=	-	-	
			CCTCLID LLWII	00000111
0x038	-	-	SCTSL[B,H,W]	PRTSL[B,H,W]
			0000	0000
0x03C	-	-		I[B,H,W]
		CAL		100
0x040			LSR[B,H,W] 0 00000000	
			0 0000000	WCMRCIF[B,H,W]
0x044	-	-	-	00000000
				WCMRCOT [B,H,W
0x048	-	-	-	00000000
			WCMDedid II W/1	WCMPCR[B,H,W]
0x04C	-	-	WCMPSR[B,H,W]	00100000
	VALCANDI		00000000	
0x050		DH[B,H,W]		L[B,H,W]
0.040 0.050	0000000	0 00000000	00000000	00000000
0x040 - 0x0FC	-	-	-	-



1.15 CR Trim

CR Trim Base_Address : 0x4002_E000

Base_Address		Register			
+ Address	+3	+2	+1	+0	
0x000	-	-	-	MCR_PSR[B,H,W]	
				001	
0x004			MCR_FTF	RM[B,H,W]	
0x004	-	-	01 1	11101111	
0x008				MCR_TTRM[B,H,W]	
0,000	-	_	-	10000	
0x00C		MCR_RLR[W]			
UXUUC		00000000 00000000	00000000 00000001		
0x010 - 0x0FC	-	-	-	=	



1.16 EXTI

1.16.1 TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE4-M4 Products

EXTI Base_Address: 0x4003_0000

Base_Address		Register				
+ Address	+3	+2	+1	+0		
0000		ENIR[B,H,W]				
0x000		00000000 00000000	0 00000000 00000000			
0::004		EIRR	[B,H,W]			
0x004		XXXXXXXX XXXXXXX	X XXXXXXX XXXXXXXX			
0x008		EICL	[B,H,W]			
0x008		11111111 11111111 11111111				
0x00C		ELVR[B,H,W] 00000000 00000000 00000000				
UXUUC						
0x010		ELVR1[B,H,W] 00000000 00000000 00000000				
00010						
0x014				NMIRR[B,H,W]		
UXU 14	-	-	-	0		
0,010				NMICL[B,H,W]		
0x018	=	-	-	1		
0x01C	-	-	-	-		
0x020 - 0x0FC	-	-	-	-		

1.16.2 TYPE5-M4, TYPE6-M4 Products

EXTI Base_Address: 0x4003_0000

Base_Address		Register				
+ Address	+3	+2	+1	+0		
0000		ENIR[B,H,W]				
0x000		00000000 00000000	00000000 00000000			
0004		EIRR[I	B,H,W]			
0x004		XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXXX			
0x008		EICL[E	B,H,W]			
00000		11111111 11111111	11111111 11111111			
0x00C		ELVR[B,H,W]				
UXUUC		00000000 00000000 00000000 00000000				
0x010	ELVR1[B,H,W]					
00010		00000000 00000000 00000000				
0x014				NMIRR[B,H,W]		
0.0014		-	-	0		
0x018	_	NMICL[B,H,W]				
00010		-	-	1		
0x01C	ELVR2[B,H,W]					
UXU IC		00000000 00000000 00000000 00000000				
0x020 - 0x0FC	=	=	-	=		



1.17 INT-Req. READ 1.17.1 TYPE1-M4, TYPE2-M4, TYPE6-M4 Products

INT-Req. READ Base_Address : 0x4003_1000

Register					
+3 +2 +1 +0					
	DRQS	EL[B,H,W]	-		
00000000 00000000 00000000 00000000					
		-			
			ODDPKS[B]		
-	-	-	00000		
-	-	-	-		
-	*	-	*		
-	-	-	-		
	IRQ003	BSEL[B,H,W]			
	0000000	00000000			
	IRQ004	ISEL[B,H,W]			
	0000000	00000000			
	IRQ005	SSEL[B,H,W]			
	0000000	00000000			
	IRQ006	SSEL[B,H,W]			
	0000000	00000000			
	IRQ007	7SEL[B,H,W]			
	0000000	00000000			
IRQ008SEL[B,H,W]					
00000000 00000000					
IRQ009SEL[B,H,W]					
	0000000	00000000			
	IRQ010	SEL[B,H,W]			
	0000000	00000000			
-	-	-	-		
	EXC02l	MON[B,H,W]			
		00			
	IRQ000	MON[B,H,W]			
		0			
	IRQ001	MON[B,H,W]			
0					
IRQ002MON[B,H,W]					
0					
	-	#3 #2 DRQS 00000000 0000000	+3		



Base_Address		Register				
+ Address	+3	+3 +2 +1 +0				
0x21C		IRQ006MON[B,H,W]				
		00000000				
0x220	IRQ007MON[B,H,W] 00000000					
		IRQ008MON[B,H,W]				
0x224	İ	00000000				
0220		IRQ009MON[B,H,W]				
0x228		00000000				
0x22C	l	IRQ010MON[B,H,W]				
		00000000				
0x230	l	IRQ011MON[B,H,W]				
		0				
0x234	İ	IRQ012MON[B,H,W]				
		0				
0x238	İ	IRQ013MON[B,H,W] 0				
		•				
0x23C	l	IRQ014MON[B,H,W] 0				
		*				
0x240	İ	IRQ015MON[B,H,W] 0				
		•				
0x244	İ	IRQ016MON[B,H,W] 0				
		•				
0x248	l	IRQ017MON[B,H,W]				
		0 IDO010MONID LI M/I				
0x24C	İ	IRQ018MON[B,H,W] 0				
	<u> </u>	IRQ019MON[B,H,W]				
0x250	l					
0x254	l	000000				
		IRQ021MON[B,H,W]				
0x258	İ					
		IRQ022MON[B,H,W]				
0x25C	l	0000				
0.000		IRQ023MON[B,H,W]				
0x260	İ	0000				
0.004		IRQ024MON[B,H,W]				
0x264	l	000				
0000		IRQ025MON[B,H,W]				
0x268	İ	000				
0,,000		IRQ026MON[B,H,W]				
0x26C		0000				
0v270	<u></u>	IRQ027MON[B,H,W]				
0x270		000000				
0x274		IRQ028MON[B,H,W]				
UX2/4		000				
0x278	l	IRQ029MON[B,H,W]				
UAL 1 U	l	000				



Base_Address	Register				
+ Address	+3 +2 +1 +0				
0x27C	IRQ030MON[B,H,W]				
0x280	IRQ031MON[B,H,W]				
0x284	IRQ032MON[B,H,W] 000				
	IRQ033MON[B,H,W]				
0x288	000				
0::000	IRQ034MON[B,H,W]				
0x28C	00000				
0x290	IRQ035MON[B,H,W]				
0,250	000000				
0x294	IRQ036MON[B,H,W]				
	000				
0x298	IRQ037MON[B,H,W]				
	000 IRQ038MON[B,H,W]				
0x29C	000				
	IRQ039MON[B.H.W]				
0x2A0	00				
0::04.4	IRQ040MON[B,H,W]				
0x2A4	00				
0x2A8	IRQ041MON[B,H,W]				
UNZ/ (U	00				
0x2AC	IRQ042MON[B,H,W]				
	00				
0x2B0	IRQ043MON[B,H,W] 00				
	IRQ044MON[B,H,W]				
0x2B4	00				
0000	IRQ045MON[B,H,W]				
0x2B8	00				
0x2BC	IRQ046MON[B,H,W]				
ONLOG	00				
0x2C0	IRQ047MON[B,H,W]				
	00				
0x2C4	IRQ048MON[B,H,W] 0				
	IRQ049MON[B,H,W]				
0x2C8	0				
	IRQ050MON[B,H,W]				
0x2CC	0				
0x2D0	IRQ051MON[B,H,W]				
0,200	0				
0x2D4	IRQ052MON[B,H,W]				
	0 IRQ053MON[B,H,W]				
0x2D8					
<u> </u>	1				



Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x2DC	IRQ054MON[B,H,W] 0					
	IRQ055MON[B,H,W]					
0x2E0	IRQ055MON[B,H,W] 0					
0x2E4		IRQ056N	MON[B,H,W]			
UXZL4			0			
0x2E8			MON[B,H,W] 0			
			MON[B,H,W]			
0x2EC			0			
0x2F0			MON[B,H,W]			
UXZI U			0000			
0x2F4			MON[B,H,W]			
			0			
0x2F8			MON[B,H,W] 00			
			MON[B,H,W]			
0x2FC			0			
0x300		IRQ063N	MON[B,H,W]			
0,300			00			
0x304			MON[B,H,W]			
			0			
0x308			MON[B,H,W] 00			
			MON[B,H,W]			
0x30C			0			
0x310		IRQ067N	MON[B,H,W]			
0.010			00			
0x314			MON[B,H,W] 0			
			 MON[B,H,W]			
0x318			00			
0.240		IRQ070N	MON[B,H,W]			
0x31C			0			
0x320			MON[B,H,W]			
			00			
0x324			MON[B,H,W] 0			
			MON[B,H,W]			
0x328			·00			
0×320			MON[B,H,W]			
0x32C			0			
0x330			MON[B,H,W]			
			00 MON[B,H,W]			
0x334			·			
0x338		IRQ077N	MON[B,H,W]			
0,000						



Base_Address	Register				
+ Address	+3 +2 +1 +0				
0x33C	IRQ078MON[B,H,W] 00000				
0x340	IRQ079MON[B,H,W] 000000				
0x344	IRQ080MON[B,H,W] 0				
0x348	IRQ081MON[B,H,W] 0				
0x34C	IRQ082MON[B,H,W]				
0x350	000 IRQ083MON[B,H,W]				
0x354	0 IRQ084MON[B,H,W]				
0x358	0 IRQ085MON[B,H,W]				
0x35C	0 IRQ086MON[B,H,W]				
0x360	0 IRQ087MON[B,H,W]				
	0 IRQ088MON[B,H,W]				
0x364	0 IRQ089MON[B,H,W]				
0x368	0 IRQ090MON[B,H,W]				
0x36C	0 IRQ091MON[B,H,W]				
0x370	00				
0x374	IRQ092MON[B,H,W] 0000				
0x378	IRQ093MON[B,H,W] 0000				
0x37C	IRQ094MON[B,H,W] 0000				
0x380	IRQ095MON[B,H,W] 0000				
0x384	IRQ096MON[B,H,W] 000000				
0x388	IRQ097MON[B,H,W] 000000				
0x38C	IRQ098MON[B,H,W] 000				
0x390	IRQ099MON[B,H,W] 00				
0x394	IRQ100MON[B,H,W] 00				
0x398	IRQ101MON[B,H,W] 00				



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x39C		IRQ102M0			
		00			
0x3A0		IRQ103M0	ON[B,H,W] 0		
		IRQ104M0	-		
0x3A4					
0x3A8		IRQ105M0			
			0		
0x3AC		IRQ106M0			
0000		IRQ107M0			
0x3B0			0		
0x3B4		IRQ108M0			
		IDO400M			
0x3B8		IRQ109M0	ли[в,п,vv] 0		
0200		IRQ110M0	-		
0x3BC			00		
0x3C0		IRQ111M0	•		
0x3C4			00000		
	<u>-</u>	IRQ113M0	NIB H WI	-	
0x3C8	IRQ113MON[B,H,W] 00000				
0x3CC		IRQ114M0			
			000000	<u> </u>	
0x3D0 – 0x3D8	-	- IRQ118M0		-	
0x3DC			00		
0.250		IRQ119MON[B,H,W]			
0x3E0			0		
0x3E4		IRQ120M0	DN[B,H,W] 0		
		IRQ121M0	-		
0x3E8			-		
0x3EC		IRQ122M0	ON[B,H,W]		
UXSEC			0		
0x3F0	IRQ123MON[B,H,W]				
	00 IRQ124MON[B,H,W]				
0x3F4	IRQ (24)(ION[B,П,VV]				
0x3F8	IRQ125MON[B,H,W]				
5.151 0	00				
0x3FC	IRQ126MON[B,H,W] 0				
0.155		IRQ127M0			
0x400			00	,	
0x404 – 0xFFC	-	-	-	-	



1.17.2 TYPE3-M4, TYPE5-M4 Products

INT-Req. READ Base_Address : 0x4003_1000

Base_Address		Reg	ister	
+ Address	+3	+2	+1	+0
0x000		DRQSE	L[B,H,W]	
00000		00000000 00000000	00000000 00000000	
0x004 – 0x00C			-	
0x010	-	-	-	ODDPKS[B] 00000
0x014	-	-	-	ODDPKS1[B] 00000
0x018	-	*	-	*
0x01C - 0x10C	-	-	-	-
0x110			EL[B,H,W] 00000000	
0x114			EL[B,H,W] 0000000	
0x118		IRQ005S	EL[B,H,W] 00000000	
0x11C	IRQ006SEL[B,H,W] 00000000			
0x120	IRQ007SEL[B,H,W]			
0x124	IRQ008SEL[B,H,W] 00000000 00000000			
0x128	IRQ009SEL[B,H,W] 00000000 00000000			
0x12C			EL[B,H,W] 00000000	
0x130 – 0x1FC	-	-	-	-
0x200			ON[B,H,W] 00	1
0x204			ON[B,H,W] 0	
0x208			ON[B,H,W] 0	
0x20C	IRQ002MON[B,H,W]			
0x210	IRQ003MON[B,H,W]			
0x214			ON[B,H,W]	
0x218		IRQ005M	ON[B,H,W] 0000000	



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x21C		IRQ006MON[B,H,W]					
0,210	00000000						
0x220			ION[B,H,W]				
U			00000000				
0x224			ION[B,H,W]				
			00000000				
0x228			ION[B,H,W]				
			00000000				
0x22C			ION[B,H,W] 0000000				
			ION[B,H,W]				
0x230			0				
			ION[B,H,W]				
0x234			0				
		IRQ013M	ION[B,H,W]				
0x238			0				
2 222	IRQ014MON[B,H,W]						
0x23C		0					
0v240	IRQ015MON[B,H,W]						
0x240		0					
0x244		IRQ016MON[B,H,W]					
UNLTT		0					
0x248		IRQ017MON[B,H,W]					
		0					
0x24C		IRQ018MON[B,H,W]					
			0				
0x250		IRQ019MON[B,H,W]					
0x254			ION[B,H,W] 000000				
			ION[B,H,W]				
0x258			0000				
			ION[B,H,W]				
0x25C							
		IRQ023MON[B,H,W]					
0x260							
0.204	IRQ024MON[B.H.W]						
0x264000							
0x268		IRQ025M	ION[B,H,W]				
UAZUO			000				
0x26C		IRQ026M	ION[B,H,W]				
0,200			0000				



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0.270		IRQ0271	MON[B,H,W]				
0x270		000000					
0v274		IRQ028MON[B,H,W]					
0x274			000				
0x278		IRQ029I	MON[B,H,W]				
0,270			000				
0x27C		IRQ030I	MON[B,H,W]				
UNZI U			0000				
0x280			MON[B,H,W]				
			000000				
0x284			MON[B,H,W]				
			000				
0x288			MON[B,H,W]				
			000				
0x28C			MON[B,H,W]				
0x290	IRQ035MON[B,H,W]						
0x294		IRQ036MON[B,H,W]					
		000					
0x298		IRQ037MON[B,H,W] 000					

0x29C		IRQ038MON[B,H,W] 000					
			MON[B,H,W]				
0x2A0			00				
0x2A4		IRQ040MON[B,H,W] 00					
		IRQ041N	MON[B,H,W]				
0x2A8			00				
		IRQ042N	MON[B,H,W]				
0x2AC			00				
0000		IRQ043N	ION[B,H,W]				
0x2B0			00				
0v2P4		IRQ044N	MON[B,H,W]				
0x2B4			00				
0x2B8		IRQ045N	ION[B,H,W]				
UAZDO			00				
0x2BC		IRQ046MON[B,H,W]					
UNEDO .			00				
0x2C0		IRQ047N	ION[B,H,W]				
0,200			00				



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x2C4		IRQ048MON[B,H,W]					
		IRQ049MON[B,H,W]					
0x2C8			0				
		IRQ050M0	ON[B,H,W]				
0x2CC			0				
0x2D0		IRQ051M0	ON[B,H,W]				
0,200			0				
0x2D4			ON[B,H,W]				
			0				
0x2D8			ON[B,H,W] 0				
0x2DC			ON[B,H,W] 0				
			ON[B,H,W]				
0x2E0			0				
0:054		IRQ056M0	ON[B,H,W]				
0x2E4		0					
0x2E8		IRQ057MON[B,H,W]					
UAZLU		0					
0x2EC		IRQ058MON[B,H,W] 0					
0: 050		IRQ059M0	ON[B,H,W]				
0x2F0		00000					
0x2F4		IRQ060MON[B,H,W]					
0/L1 1			0				
0x2F8		IRQ061MON[B,H,W]					
			00				
0x2FC			ON[B,H,W] 0				
			ON[B,H,W]				
0x300			00				
		IRQ064M(ON[B,H,W]				
0x304			0				
0x308		IRQ065MON[B,H,W]					
0x306	00						
0x30C	0x30C IRQ066MON[B,H,W]						
	0						
0x310			ON[B,H,W]				
			00				
0x314			ON[B,H,W] 0				
			0				



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0::040		IRQ069MON[B,H,W]					
0x318	00						
0.010		IRQ070M	ON[B,H,W]				
0x31C			0				
0.000		IRQ071M	ON[B,H,W]				
0x320			00				
2 224		IRQ072M	ON[B,H,W]				
0x324			0				
0000		IRQ073M	ON[B,H,W]				
0x328			00				
0000		IRQ074M	ON[B,H,W]				
0x32C			0				
0000		IRQ075M	ON[B,H,W]				
0x330			00				
2 224		IRQ076M	ON[B,H,W]				
0x334							
0000	IRQ077MON[B.H.W]						
0x338							
0.220	IRQ078MON[B,H,W]						
0x33C	00000						
0v240	IRQ079MON[B,H,W]						
0x340							
0x344		IRQ080M	ON[B,H,W]				
0.0044			0				
0x348		IRQ081M	ON[B,H,W]				
0,040							
0x34C		IRQ082M	ON[B,H,W]				
0,040			000				
0x350		IRQ083M	ON[B,H,W]				
ONOGO			0				
0x354		IRQ084M	ON[B,H,W]				
0,004			0				
0x358		IRQ085M	ON[B,H,W]				
ones.			0				
0x35C		IRQ086M	ON[B,H,W]				
SACC C			0				
0x360			ON[B,H,W]				
			0				
0x364	IRQ088MON[B,H,W]						
			0				
0x368			ON[B,H,W]				
			·0				



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x36C		IRQ090MON[B,H,W]					
0,000	0						
0x370			ON[B,H,W]				
			00				
0x374			ON[B,H,W]				
0x378			ON[B,H,W] 				
			ON[B,H,W]				
0x37C			0000				
			ON[B,H,W]				
0x380			0000				
		IRQ096M	ON[B,H,W]				
0x384			000000				
0000		IRQ097M	ON[B,H,W]				
0x388			000000				
0x38C	IRQ098MON[B,H,W]						
0,000		00					
0x390		IRQ099MON[B,H,W]					
		00					
0x394	IRQ100MON[B,H,W]						
		00					
0x398		IRQ101MON[B,H,W] 00					
0x39C		IRQ102MON[B,H,W] 00					
0x3A0		IRQ103MON[B,H,W] 0					
0::0 4 4		IRQ104M	ON[B,H,W]				
0x3A4			00				
0x3A8		IRQ105M	ON[B,H,W]				
0,0,10			0				
0x3AC			ON[B,H,W]				
		00					
0x3B0			ON[B,H,W]				
			0				
0x3B4 IRQ108MON[B,H,W]00							
0x3B8			0				
			 ON[B,H,W]				
0x3BC			00				



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x3C0		IRQ111MON[B,H,W]					
0,300		00000					
0x3C4			MON[B,H,W]				
0x3C8			MON[B,H,W]				
			000000				
0x3CC			MON[B,H,W]				
0x3D0			MON[B,H,W]				
			000 MON[B,H,W]				
0x3D4							
			MON[B,H,W]				
0x3D8		00					
0x3DC		IRQ118N	MON[B,H,W]				
UX3DC		00					
0x3E0		IRQ119MON[B,H,W]					
		0					
0x3E4		IRQ120MON[B,H,W]					
			0				
0x3E8			MON[B,H,W] 00				
			MON[B,H,W]				
0x3EC			0				
		IRQ123N	MON[B,H,W]				
0x3F0			00				
0x3F4		IRQ124N	MON[B,H,W]				
UXSF4			0				
0x3F8		IRQ125N	MON[B,H,W]				
0.010		00					
0x3FC			MON[B,H,W]				
			0				
0x400			MON[B,H,W]				
0x404 – 0xFFC			00				
UX4U4 - UXFFC	-						



1.17.3 TYPE4-M4 Product

INT-Req. READ Base_Address : 0x4003_1000

Base_Address		R	egister		
+ Address	+3	+2	+1	+0	
		DRQS	SEL[B,H,W]	•	
0x000		0000000 000000	00 00000000 00000000		
0x004 - 0x00C	<u>-</u>				
0::040				ODDPKS[B]	
0x010	-	-	-	00000	
0.044				ODDPKS1[B]	
0x014	-	-	-	00000	
0x018	-	*	-	*	
0x01C - 0x10C	-	-	-	-	
0.440		IRQ00	3SEL[B,H,W]		
0x110		00000000 00000	00000000		
0::44.4		IRQ00	4SEL[B,H,W]		
0x114		00000000 00000	00000000		
0::440		IRQ00	5SEL[B,H,W]		
0x118		00000000 00000	00000000		
0:440		IRQ00	6SEL[B,H,W]		
0x11C		00000000 00000	00000000		
0.420		IRQ00	7SEL[B,H,W]		
0x120	00000000 00000000 00000000				
0x124	IRQ008SEL[B,H,W]				
0.8124		00000000 00000	00000000		
0x128		IRQ00	9SEL[B,H,W]		
0.8120		00000000 00000	00000000		
0v42C		IRQ01	0SEL[B,H,W]		
0x12C		00000000 00000	00000000		
0x130 - 0x1FC	-	-	-	-	
0200		EXC02	MON[B,H,W]		
0x200			00		
0.004		IRQ000)MON[B,H,W]		
0x204			0		
		IRQ00°	IMON[B,H,W]		
0x208			0		
		IRQ002	2MON[B,H,W]		
0x20C			0		
		IRQ003	BMON[B,H,W]		
0x210	00000000				
	IRQ004MON[B,H,W]				
0x214			00000000		
			5MON[B,H,W]		
0x218			00000000		



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x21C		IRQ006N	ION[B,H,W]				
0,210		00000000					
0x220	IRQ007MON[B,H,W]						
0,220			00000000				
0x224		IRQ008N	MON[B,H,W]				
UNZZ			00000000				
0x228		IRQ009N	MON[B,H,W]				
OALLO			00000000				
0x22C			MON[B,H,W]				
0,120			00000000				
0x230			ION[B,H,W]				
			0				
0x234			ION[B,H,W]				
			0				
0x238			MON[B,H,W]				
			0				
0x23C			MON[B,H,W]				
		0					
0x240		IRQ015MON[B,H,W]					
	0						
0x244	IRQ016MON[B,H,W]						
		0					
0x248		IRQ017MON[B,H,W]					
		0					
0x24C			1ON[B,H,W] 0				
0x250		IRQ019MON[B,H,W] 000000					
0x254			10N[B,H,W] 000000				
			MON[B,H,W]				
0x258							
			MON[B,H,W]				
0x25C			0000				
0x260	IRQ023MON[B,H,W] 						
			10N[B,H,W]				
0x264			000				
			MON[B,H,W]				
0x268			000				
			MON[B,H,W]				
0x26C			0000				



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x270		IRQ027MON[B,H,W]					
0,210		000000					
0x274			ION[B,H,W]				
υλ Ξ ι.			000				
0x278			ION[B,H,W]				
			000				
0x27C			ION[B,H,W] 				
0x280			ION[B,H,W] 000000				
			ION[B,H,W]				
0x284			000				
		IRQ033M	ION[B,H,W]				
0x288			000				
0000		IRQ034M	ION[B,H,W]				
0x28C							
0x290		IRQ035M	ION[B,H,W]				
0,290		000000					
0x294		IRQ036MON[B,H,W]					
		000					
0x298	IRQ037MON[B,H,W]						
		000					
0x29C		IRQ038MON[B,H,W]					
		000					
0x2A0		IRQ039MON[B,H,W] 00					
		IRQ040MON[B,H,W]					
0x2A4		00					
		IRQ041MON[B,H,W]					
0x2A8			00				
0x2AC		IRQ042M	ON[B,H,W]				
UNZAG			00				
0x2B0			ON[B,H,W]				
		00					
0x2B4			ON[B,H,W]				
	00						
0x2B8 IRQ045MON[B,H,W]							
	00 IRQ046MON[B,H,W]						
0x2BC			он[в,п,vv] 00				
			ON[B,H,W]				
0x2C0			00				
			- -				



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x2C4		IRQ048MON[B,H,W]					
0,204		0					
0x2C8		IRQ049M	ON[B,H,W]				
0,200	00						
0x2CC			ON[B,H,W]				
			0				
0x2D0			ON[B,H,W] 0				
0x2D4			ON[B,H,W] 0				
			ON[B,H,W]				
0x2D8			0				
		IRQ054M	ON[B,H,W]				
0x2DC			0				
		IRQ055M	ON[B,H,W]				
0x2E0			0				
0:054		IRQ056M	ON[B,H,W]				
0x2E4		0					
0x2E8	IRQ057MON[B,H,W]						
UXZEO		0					
0x2EC	IRQ058MON[B,H,W]						
OAZEO		0					
0x2F0		IRQ059MON[B,H,W]					
			000000				
0x2F4			ON[B,H,W] 0				
			-				
0x2F8		IRQ061MON[B,H,W] 00					
			ON[B,H,W]				
0x2FC			0				
			ON[B,H,W]				
0x300			00				
		IRQ064M	ON[B,H,W]				
0x304			0				
0,200		IRQ065M	ON[B,H,W]				
0x308			00				
0x30C		IRQ066M	ON[B,H,W]				
0,000			0				
0x310			ON[B,H,W]				
			00				
0x314			ON[B,H,W]				
			0				



Base_Address	Register					
+ Address	+3 +2 +1 +0					
0x318	IRQ069MON[B,H,W]					
	00					
0x31C			ON[B,H,W]			
	0					
0x320	IRQ071MON[B,H,W] 00					
0x324	IRQ072MON[B,H,W]					
		IRQ073M0	ON[B,H,W]			
0x328			00			
0.000		IRQ074M0	ON[B,H,W]			
0x32C			0			
0x330		IRQ075M0	ON[B,H,W]			
0,000			00			
0x334		IRQ076M0	ON[B,H,W]			
			00000			
0x338			ON[B,H,W]			
			00000			
0x33C			ON[B,H,W]			
			00000			
0x340	IRQ079MON[B,H,W] 000000					
0x344	IRQ080MON[B,H,W]					
0.040		IRQ081M0	ON[B,H,W]			
0x348	0x348					
0x34C	IRQ082MON[B,H,W]					
0,040	000					
0x350	0x350 IRQ083MON[B,H,W]					
0x354			ON[B,H,W]			
			0			
0x358			ON[B,H,W] 0			
0x35C	IRQ086MON[B,H,W] 0					
			ON[B,H,W]			
0x360	0					
0~264		IRQ088M0	ON[B,H,W]			
0x3640						
0x368		IRQ089M0	ON[B,H,W]			
0.000			0			



Base_Address	Register					
+ Address	+3	+3 +2 +1 +0				
0.200		IRQ090N	MON[B,H,W]	- 1		
0x36C	0					
0v270		IRQ091MON[B,H,W]				
0x370		00				
0x374		IRQ092N	MON[B,H,W]			
0.374	0000					
0x378		IRQ093N	MON[B,H,W]			
0,070		00000				
0x37C			MON[B,H,W]			
0.0.0	00000					
0x380			MON[B,H,W]			
	0000					
0x384			MON[B,H,W]			
			0000000			
0x388			MON[B,H,W]			
			0000000			
0x38C			MON[B,H,W]			
			000			
0x390			MON[B,H,W]			
	00					
0x394			MON[B,H,W]			
			000			
0x398			MON[B,H,W] 000			
0x39C			MON[B,H,W]			
	000 IRQ103MON[B,H,W]					
0x3A0			00			
			MON[B,H,W]			
0x3A4			00			
			MON[B,H,W]			
0x3A8	0					
		IRQ106N	MON[B,H,W]			
0x3AC	0					
			MON[B,H,W]			
0x3B0			00			
0.05			MON[B,H,W]			
0x3B4	00					
0050		IRQ109N	MON[B,H,W]			
0x3B8		0				
0050		IRQ110N	MON[B,H,W]			
0x3BC			0			



Base_Address		Register				
+ Address	+3	+3 +2 +1 +0				
0x3C0		IRQ111MON[B,H,W] 				
0x3C4		IRQ112MON[B,H,W] 0 00000000				
0x3C8		IRQ113MON[B,H,W] 000000				
0x3CC		IRQ114MON[B,H,W] 0000000				
0x3D0		IRQ115MON[B,H,W]				
0x3D4		IRQ116MON[B,H,W]				
0x3D8		IRQ117MON[B,H,W]				
0x3DC		IRQ118MON[B,H,W]				
0x3E0		IRQ119MON[B,H,W] 0				
0x3E4		IRQ120MON[B,H,W] 0				
0x3E8		IRQ121MON[B,H,W] 00				
0x3EC		IRQ122MON[B,H,W] 0				
0x3F0		IRQ123MON[B,H,W] 0				
0x3F4		IRQ124MON[B,H,W] 0				
0x3F8		IRQ125MON[B,H,W] 00				
0x3FC		IRQ126MON[B,H,W]				
0x400		IRQ127MON[B,H,W] 00				
0x404 – 0xFFC	-					



1.18 D/AC

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x000				DACR[B,H,W]
	-	-	-	0000
0::004			DADR[H,W]	
0x004	-	-	XXXX XXXXXXXX	
0x010 – 0xFFC	-	-	-	-



1.19 HDMI-CEC

HDMI-CEC/Remote Control Receiver ch.0 Base_Address : 0x4003_4000 HDMI-CEC/Remote Control Receiver ch.1 Base_Address : 0x4003_4100

Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x000		-		TXCTRL[B,H,W]	
	-		-	0000-0	
0x004		-	-	TXDATA[B,H,W]	
0x004	-			00000000	
0x008	_			TXSTS[B,H,W]	
0.000	-	-	-	000	
0x00C	_	_	-	SFREE[B,H,W]	
0,000	-	_		0000	
0x010 - 0x03C	-	-	-	-	
0x040			RCCR[B,H,W]	RCST[B,H,W]	
0.040	-	-	00000	00000000	
0x044			RCSHW[B,H,W]	RCDAHW[B,H,W]	
0.044	-	-	0000000	00000000	
0x048		-	RCDBHW[B,H,W]		
0.040	-		0000000	-	
0x04C	-	-	RCADR1[B,H,W]	RCADR2[B,H,W]	
0.040			00000	00000	
0x050	_	-	RCDTHH[B,H,W]	RCDTHL[B,H,W]	
0.000			00000000	00000000	
0x054	_	_	RCDTLH[B,H,W]	RCDTLL[B,H,W]	
0.0054	_	_	0000000	00000000	
0x058	-	-	RCCKD[B,H,W]		
0.000			00000	00000000	
0x05C	_	_	RCRC[B,H,W]	RCRHW[B,H,W]	
0.030	-	_	00	00000000	
0x060	-	-	RCLE[B,H,W]	_	
0,000			00000-00		
0x064	-	_	RCLELW[B,H,W]	RCLESW[B,H,W]	
0,004			00000000	0000000	
0x068 - 0x0FC	-	-	-	-	



1.20 GPIO

1.20.1 TYPE1-M4, TYPE2-M4, TYPE6-M4 Products

GPIO Base_Address: 0x4006_F000

Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x000		PFR0[B,H,W]					
0.000		000	00 0000 0001 1111				
0x004		PFR1[B,H,W]				
0,004		000	0000 0000 0000				
0x008		PFR2[B,H,W]				
		000	0000 0000 0000				
0x00C			B,H,W]				
			0000 0000 0000				
0x010			B,H,W]				
		000	0000 0000 0000				
0x014		-	B,H,W]				
		000	0000 0000 0000				
0x018		-	B,H,W]				
			00 0000 0000 0000				
0x01C	PFR7[B,H,W]						
		0000 0000 0000 0000					
0x020		-	B,H,W]				
			00 0000 0000 0000				
0x024			B,H,W]				
			00 0000 0000 0000				
0x028			B,H,W]				
			00 0000 0000 0000				
0x02C			B,H,W]				
			00 0000 0000 0000				
0x030			[B,H,W] 00 0000 0000 0000				
			[B,H,W]				
0x034			-				
		0000 0000 0000 0000 PFRE[B,H,W]					
0x038		•	00 0000 0000 0000				
			B,H,W]				
0x03C			00 0000 0000 0000				
0x040 - 0x0FC	-	-	_	-			
		1	l .	l .			



Base_Address		Register						
+ Address	+3	+3 +2 +1 +0						
0x100		PCR0[B,H,W]						
0.2100		0000 0000 0001 1111						
0x104		PC	R1[B,H,W]					
0.104			0000 0000 0000 0000					
0x108		PC	R2[B,H,W]					
0.7100			0000 0000 0000 0000					
0x10C		PC	R3[B,H,W]					
0X100			0000 0000 0000 0000					
0x110			R4[B,H,W]					
0.1.10			0000 0000 0000 0000					
0x114			R5[B,H,W]					
-			0000 0000 0000 0000					
0x118			R6[B,H,W]					
		0000 0000 0000 0000						
0x11C		PCR7[B,H,W]						
		0000 0000 0000 0000						
0x120		<u> </u>						
0x124			R9[B,H,W]					
			0000 0000 0000 0000					
0x128			RA[B,H,W]					
			0000 0000 0000 0000					
0x12C			RB[B,H,W] 0000 0000 0000 0000					
0x130			RC[B,H,W] 0000 0000 0000 0000					
0x134		PCRD[B,H,W] 0000 0000 0000						
		PCRE[B,H,W]						
0x138			0000 0000 0000 0000					
			RF[B,H,W]					
0x13C			0000 0000 0000 0000					
0x140 - 0x1FC	-	-	-		_			
L.		1	ı					



Base_Address		Reg	Register				
+ Address	+3	+3 +2 +1 +0					
0200	DDR0[B,H,W]						
0x200	0000 0000 0000 0000						
0.204		DDR1[B,H,W]					
0x204		000	0000 0000 0000				
0x208		DDR2[B,H,W]				
0x208		000	0000 0000 0000				
0x20C		DDR3[[B,H,W]				
0,200		000	0000 0000 0000				
0x210		DDR4[[B,H,W]				
0,210		000	00 0000 0000 0000				
0x214		DDR5[B,H,W]				
0,214		000	0000 0000 0000				
0x218	DDR6[B,H,W]						
UNE TO	0000 0000 0000 0000						
0x21C	DDR7[B,H,W] 0000 0000 0000 0000						
OXE 10							
0x220	DDR8[B,H,W]						
0/1220		0000 0000 0000 0000					
0x224			B,H,W]				
J			0000 0000 0000				
0x228			[B,H,W]				
		000	0000 0000 0000				
0x22C			[B,H,W]				
		000	0000 0000 0000				
0x230		·	[B,H,W]				
		000	0000 0000 0000				
0x234	DDRD[B,H,W]						
	0000 0000 0000 0000						
0x238			[B,H,W]				
			0000 0000 0000				
0x23C			[B,H,W]				
		000	0 0000 0000 0000				
0x240 - 0x2FC	-	-	-	-			



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0×200		PDIR0[B,H,W]					
0x300	0000 0000 0000 0000						
0x304		PDIR1	[B,H,W]				
0x304		000	0000 0000 0000				
0x308		PDIR2	[B,H,W]				
0,000		000	00 0000 0000 0000				
0x30C		PDIR3	[B,H,W]				
0,000		000	00 0000 0000 0000				
0x310		PDIR4	[B,H,W]				
5.61.0		000	00 0000 0000 0000				
0x314			[B,H,W]				
		000	00 0000 0000 0000				
0x318	PDIR6[B,H,W]						
		0000 0000 0000 0000					
0x31C	PDIR7[B,H,W]						
	0000 0000 0000 0000						
0x320			PDIR8[B,H,W]				
		0000 0000 0000 0000					
0x324			[B,H,W]				
			00 0000 0000 0000				
0x328			.[B,H,W]				
		0000 0000 0000 0000 PDIRB[B,H,W]					
0x32C			00 0000 0000 0000				
			[B,H,W]				
0x330			00 0000 0000 0000				
0x334		PDIRD[B,H,W] 0000 0000 0000					
			[B,H,W]				
0x338			00 0000 0000 0000				
			[B,H,W]				
0x33C			00 0000 0000 0000				
0x340 - 0x3FC	-	-	-	-			
		L	L	<u> </u>			



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0×400		PDORG	D[B,H,W]				
0x400	0000 0000 0000 0000						
0x404		PDOR1[B,H,W]					
0,404		000	00 0000 0000 0000				
0x408			2[B,H,W]				
		000	00 0000 0000 0000				
0x40C			B[B,H,W]				
			00 0000 0000 0000				
0x410			I[B,H,W]				
			00 0000 0000 0000				
0x414			5[B,H,W]				
			00 0000 0000 0000				
0x418			S[B,H,W] 00 0000 0000 0000				
			7[B,H,W]				
0x41C			00 0000 0000 0000				
			B[B,H,W]				
0x420			00 0000 0000 0000				
			9[B,H,W]				
0x424			00 0000 0000 0000				
2 122		PDORA	\[B,H,W]				
0x428		000	0000 0000 0000				
0v42C		PDORE	B[B,H,W]				
0x42C		000	0000 0000 0000				
0x430		PDORC	C[B,H,W]				
0,430		000	00 0000 0000 0000				
0x434		PDORE	D[B,H,W]				
		000	0000 0000 0000				
0x438			E[B,H,W]				
			0000 0000 0000				
0x43C			F[B,H,W]				
0.440.0.450	0000 0000 0000						
0x440 - 0x4FC							
0x500	ADE[B,H,W]						
0x504 - 0x57C		1111 1111 1111 1111 1111 1111 1111 1111					
0.004 - 0.01 O	-		<u> </u>	<u> </u>			
0x580			00 01				
0x584 - 0x5FC	-	-	_	_			



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0000	EPFR00[B,H,W]						
0x600		0011 -	-00- 000000				
0,,004	EPFR01[B,H,W]						
0x604		0000 0000 0000 0000	0000 0000 0000				
0x608		EPFR02	2[B,H,W]				
0,000		0000 0000 0000 0000	0000 0000 0000				
0x60C		EPFR03	B[B,H,W]				
0,000		0000 0000 0000 0000	00 0000 0000 0000				
0x610			4[B,H,W]				
one re		00 000000 00	00 0000 -000 00				
0x614			5[B,H,W]				
			00 000000 00				
0x618			6[B,H,W]				
			0000 0000 0000 0000				
0x61C			7[B,H,W]				
			0 0000 0000 0000				
0x620			B[B,H,W]				
			0000 0000 0000 0000				
0x624		EPFR09[B,H,W]					
	0000 0000 0000 0000 0000 0000 0000						
0x628	EPFR10[B,H,W] 0000 0000 0000 0000 0000 0000 0000						
	EPFR11[B,H,W]						
0x62C			0000 0000 0000 0000				
			2[B,H,W]				
0x630			00 000000 00				
		EPFR13	B[B,H,W]				
0x634			00 000000 00				
0000		EPFR14	4[B,H,W]				
0x638		00 0000 0000 00	00 0000				
0,630		EPFR1	5[B,H,W]				
0x63C		0000 0000 0000 0000	0000 0000 0000 0000				
0x640		EPFR16	6[B,H,W]				
0.040		00 0000 0000 0000	0000 0000 0000 0000				
0x644	EPFR17[B,H,W]						
0,044	0000 0000 0000 0000 0000						
0x648	EPFR18[B,H,W]						
5 10	00 0000 0000 0000 0000 0000						
0x64C		EPFR19[B,H,W]					
0::050		EPFR20	D[B,H,W]				
0x650			000 0000 0000 0000				
0x654 – 0x6FC	<u>-</u>	-	-	-			



Base_Address	Register							
+ Address	+3	+3 +2 +1 +0						
0x700		PZR0	[B,H,W]					
0.7700		000	0000 0000 0000					
0x704		PZR1	[B,H,W]					
0X1 04		000	00 0000 0000 0000					
0x708			[B,H,W]					
			00 0000 0000 0000					
0x70C			[B,H,W]					
			00 0000 0000 0000					
0x710			[B,H,W]					
			0000 0000 0000					
0x714			[B,H,W] 00 0000 0000 0000					
0x718			[B,H,W] 00 0000 0000 0000					
			[B,H,W]					
0x71C			00 0000 0000 0000					
			[B,H,W]					
0x720			00 0000 0000 0000					
			[B,H,W]					
0x724			00 0000 0000 0000					
0.700		PZRA	[B,H,W]					
0x728		000	0000 0000 0000					
0x72C		PZRB	[B,H,W]					
0X720		000	0000 0000 0000					
0x730		PZRC	[B,H,W]					
OXTOO		000	00 0000 0000 0000					
0x734			[B,H,W]					
		000	00 0000 0000 0000					
0x738			[B,H,W]					
	0000 0000 0000 0000							
0x73C			[B,H,W]					
0.740 0.550	0000 0000 0000 0000							
0x740 - 0xEFC 0xF00 - 0xF04								
0xF00 = 0xF04 0xF08 = 0xFDC								
0xF08 = 0xFDC	-							
0xFE4 - 0xFFC	-	_	_	_				
ONI LT - UNI I C								



1.20.2 TYPE3-M4 Product

GPIO Base_Address : 0x4006_F000

Base_Address	Register						
+ Address	+3 +2 +1 +0						
0,000	PFR0[B,H,W]						
0x000	0000 0000 0001 1111						
0x004	PFR1[B,H,W]						
0x004			0000 0000 0000 0000				
0x008		PF	R2[B,H,W]				
0.000			0000 0000 0000 0000				
0x00C		PF	R3[B,H,W]				
00000			0000 0000 0000 0000				
0x010		PF	R4[B,H,W]				
0.010			0000 0000 0000 0000				
0x014		PF	R5[B,H,W]				
0.014			0000 0000 0000 0000				
0x018		PF	R6[B,H,W]				
0.010	0000 0000 0000 0000						
0x01C		PF	R7[B,H,W]				
0.010	0000 0000 0000 0000						
0x020		PF	R8[B,H,W]				
0.020	0000 0000 0000 0000						
0x024		PF	R9[B,H,W]				
0.024			0000 0000 0000 0000				
0x028		PF	RA[B,H,W]				
0,020			0000 0000 0000 0000				
0x02C			RB[B,H,W]				
0.020			0000 0000 0000 0000				
0x030		PF	RC[B,H,W]				
0,000			0000 0000 0000 0000				
0x034		PF	RD[B,H,W]				
0,004			0000 0000 0000 0000				
0x038		PF	RE[B,H,W]				
0.000			0000 0000 0000 0000				
0x03C		PF	RF[B,H,W]				
0,000			0000 0000 0000 0000				
0x040 - 0x0FC	-	-	-	-			



Base_Address	ess Register						
+ Address	+3	+3 +2 +1 +0					
0x100		PCR0[B,H,W]					
0.00		00	00 0000 0001 1111				
0x104		PCR1	[B,H,W]				
02104		00	00 0000 0000 0000				
0x108		PCR2	[B,H,W]				
		00	00 0000 0000 0000				
0x10C			[B,H,W]				
		00	00 0000 0000 0000				
0x110		PCR4	[B,H,W]				
		00	00 0000 0000 0000				
0x114			[B,H,W]				
		00	00 0000 0000 0000				
0x118			[B,H,W]				
		0000 0000 0000 0000					
0x11C		PCR7[B,H,W]					
		0000 0000 0000 0000					
0x120		<u> </u>					
0x124			[B,H,W]				
			00 0000 0000 0000				
0x128			[B,H,W]				
			00 0000 0000 0000				
0x12C			[B,H,W] 00 0000 0000 0000				
0x130			[B,H,W] 00 0000 0000 0000				
0x134		PCRD[B,H,W] 0000 0000 0000					
0x138		PCRE[B,H,W] 0000 0000 0000					
			[B,H,W]				
0x13C			00 0000 0000 0000				
0x140 - 0x1FC	-	-	-	-			



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0×200		DDR0[B,H,W]					
0x200	0000 0000 0000 0000						
0x204		DDR1[B,H,W]					
0,204		000	00 0000 0000 0000				
0x208		DDR2	[B,H,W]				
0,200		000	00 0000 0000 0000				
0x20C		DDR3	[B,H,W]				
0,200		000	00 0000 0000 0000				
0x210			[B,H,W]				
		000	0000 0000 0000				
0x214			[B,H,W]				
		000	00 0000 0000 0000				
0x218		•	[B,H,W]				
		0000 0000 0000 0000					
0x21C	DDR7[B,H,W]						
	0000 0000 0000 0000						
0x220	DDR8[B,H,W]						
		0000 0000 0000 0000					
0x224			[B,H,W]				
			00 0000 0000 0000				
0x228		·	[B,H,W]				
			00 0000 0000 0000				
0x22C		·	[B,H,W] 00 0000 0000 0000				
			[B,H,W]				
0x230			[b,n,vv] 00 0000 0000 0000				
0x234		DDRD[B,H,W] 0000 0000 0000					
			[B,H,W]				
0x238		·	00 0000 0000 0000				
			[B,H,W]				
0x23C			00 0000 0000 0000				
0x240 - 0x2FC	-	_	-	_			
		<u>l</u>	1	L			



Base_Address	Register						
+ Address	+3 +2 +1 +0						
0,200		PDIR0[B,H,W]					
0x300	0000 0000 0000 0000						
0x304		PDIR1	[B,H,W]				
0x304		00	0000 0000 0000				
0x308		PDIR2	[B,H,W]				
0,300		00	0000 0000 0000				
0x30C		PDIR3	[B,H,W]				
0.300		00	0000 0000 0000				
0x310		PDIR4	[B,H,W]				
0,510		00	00 0000 0000 0000				
0x314		PDIR	[B,H,W]				
0,514		00	00 0000 0000 0000				
0x318		PDIR	[B,H,W]				
0.310		0000 0000 0000 0000					
0x31C	PDIR7[B,H,W] 0000 0000 0000						
0.310							
0x320	PDIR8[B,H,W]						
0,320	0000 0000 0000 0000						
0x324		PDIRS	[B,H,W]				
0/324		00	00 0000 0000 0000				
0x328			v[B,H,W]				
0,020		00	00 0000 0000 0000				
0x32C		PDIRE	B[B,H,W]				
0.020		00	00 0000 0000 0000				
0x330		PDIRO	C[B,H,W]				
0,000		00	00 0000 0000 0000				
0x334		PDIRE	[B,H,W]				
0,004	0000 0000 0000 0000						
0x338		PDIRE	[B,H,W]				
0,000		00	00 0000 0000 0000				
0x33C		PDIRF	[B,H,W]				
0.000		00	00 0000 0000 0000				
0x340 - 0x3FC	-	-	-	-			



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0×400		PDORG	D[B,H,W]				
0x400		000	0000 0000 0000				
0v404		PDOR1[B,H,W]					
0x404		000	0000 0000 0000				
0x408		PDOR2	2[B,H,W]				
0,400		000	0000 0000 0000				
0x40C		PDOR3	B[B,H,W]				
0.400		000	00 0000 0000 0000				
0x410			I[B,H,W]				
0.410		000	00 0000 0000 0000				
0x414		PDOR5	5[B,H,W]				
0.7111		000	00 0000 0000 0000				
0x418			6[B,H,W]				
		000	00 0000 0000 0000				
0x41C			7[B,H,W]				
			0000 0000 0000				
0x420			B[B,H,W]				
			0000 0000 0000				
0x424	PDOR9[B,H,W]						
			00 0000 0000 0000				
0x428			A[B,H,W]				
			00 0000 0000 0000				
0x42C			B[B,H,W] 00 0000 0000 0000				
0x430			C[B,H,W] 00 0000 0000 0000				
			D[B,H,W]				
0x434			00 0000 0000 0000				
			E[B,H,W]				
0x438			00 0000 0000 0000				
			F[B,H,W]				
0x43C			00 0000 0000 0000				
0x440 - 0x4FC							
			 В,Н,W]	<u>I</u>			
0x500		-	1111 1111 1111				
0x504 - 0x57C	-	T T T					
		SPSR	[B,H,W]	ı			
0x580			00 01				
0x584 - 0x5FC	=	-	-	-			



Base_Address	Register						
+ Address	+3 +2 +1 +0						
0x600			D[B,H,W] 00- 0000 –00				
0x604			I[B,H,W])0 0000 0000 0000				
0x608			2[B,H,W])0 0000 0000 0000				
0x60C			B[B,H,W])0 0000 0000 0000				
0x610			I[B,H,W] 00 0000 -000 00				
0x614			5[B,H,W] 00 000000 00				
0x618			S[B,H,W] 0000 0000 0000 0000				
0x61C			7[B,H,W] 0 0000 0000 0000				
0x620		EPFR08[B,H,W] 0000 0000 0000 0000 0000 0000 0000					
0x624		EPFR09[B,H,W] 0000 0000 0000 0000 0000 0000 0000					
0x628	EPFR10[B,H,W] 0000 0000 0000 0000 0000 0000 0000						
0x62C	EPFR11[B,H,W] 00 0000 0000 0000 0000 0000						
0x630		EPFR12[B,H,W] 00 000000 0000 000000 00					
0x634		EPFR13[B,H,W] 00 000000 0000 000000 00					
0x638		EPFR14[B,H,W] 00 0000 0000 0000 0000					
0x63C		EPFR15[B,H,W] 0000 0000 0000 0000 0000 0000 0000					
0x640		EPFR16[B,H,W] 00 0000 0000 0000 0000 0000 0000					
0x644	EPFR17[B,H,W] 0000 0000 0000 0000 0000						
0x648		EPFR18[B,H,W]00 0000 0000 0000 0000 0000 000					
0x64C			P[B,H,W] 				
0x650			D[B,H,W] 000 0000 0000 0000				



Base_Address		Register					
+ Address	+3	+3 +2 +1 +0					
0x654		EPFR21	1[B,H,W]				
0.0054							
0x658	_	EPFR22	2[B,H,W]				
0,000							
0x65C		EPFR23[B,H,W]					
UXOSC		0000 0000 0000 0000					
0x660		EPFR24[B,H,W]					
0,000		0000 0000 0000					
0x664		EPFR25	5[B,H,W]				
0x004			0000				
0x668		EPFR26[B,H,W]					
0,000		00 0000 0000 0000 0000					
0x66C - 0x6FC	-	-	-	=			



Base_Address Register						
+ Address	+3	+2		+1	+0	
0x700			PZR0[B,H,W]			
0.7700			0000 0000 0	000 0000		
0x704			PZR1[B,H,W]			
0.704			0000 0000 0	000 0000		
0x708			PZR2[B,H,W]			
0.77 00			0000 0000 0	000 0000		
0x70C	PZR3[B,H,W]					
SAI GG			0000 0000 0	000 0000		
0x710			PZR4[B,H,W]			
5A. 10			0000 0000 00	000 0000		
0x714			PZR5[B,H,W]			
OXI 14			0000 0000 0	000 0000		
0x718			PZR6[B,H,W]			
5A. 10			0000 0000 0	000 0000		
0x71C			PZR7[B,H,W]			
5X1 10			0000 0000 0	000 0000		
0x720			PZR8[B,H,W]			
5/11 2 5			0000 0000 00	000 0000		
0x724	PZR9[B,H,W]					
	0000 0000 0000 0000					
0x728 PZRA[B,H,W]						
0000 0000 0000 0000						
0x72C			PZRB[B,H,W]			
			0000 0000 00	000 0000		
0x730			PZRC[B,H,W]			
			0000 0000 00	000 0000		
0x734			PZRD[B,H,W]			
			0000 0000 00	000 0000		
0x738			PZRE[B,H,W]			
			0000 0000 00	000 0000		
0x73C			PZRF[B,H,W]			
			0000 0000 00	000 0000		
0x740			PDSR0[B,H,W]	000 0000		
			0000 0000 00	000 0000		
0x744			PDSR1[B,H,W]	000 0000		
0000 0000 0000 0000						
0x748 PDSR2[B,H,W] 0000 0000 0000 0000						
				000 0000		
0x74C			PDSR3[B,H,W]	000 0000		
0000 0000 0000 0000						
0x750			PDSR4[B,H,W]	000 0000		
-			0000 0000 00	000 0000		
0x754			PDSR5[B,H,W] 0000 0000 00	000 0000		
			0000 0000 00	000 0000		



Base_Address	Register					
+ Address	+3 +2 +1					
0.750	PDSR6[B,H,W]					
0x758		00	000 0000 0000 0000			
0x75C		PDSF	R7[B,H,W]			
0x/3C		00	000 0000 0000 0000			
0x760		PDSF	R8[B,H,W]			
02700		00	000 0000 0000 0000			
0x764		PDSF	R9[B,H,W]			
02704		00	000 0000 0000 0000			
0x768			RA[B,H,W]			
02700		00	000 0000 0000 0000			
0x76C	PDSRB[B,H,W]					
OXI OO	0000 0000 0000 0000					
0x770		PDSRC[B,H,W]				
OXI 10		0000 0000 0000 0000				
0x774		PDSRD[B,H,W]				
5	0000 0000 0000 0000					
0x778			RE[B,H,W]			
	0000 0000 0000 0000					
0x77C	PDSRF[B,H,W]					
	0000 0000 0000 0000					
0x780 - 0xEFC						
0xF00 - 0xF04	*					
0xF08 – 0xFDC	-					
0xFE0			*	T		
0xFE4 - 0xFFC	-	-	-	-		



1.20.3 TYPE4-M4 Product

GPIO Base_Address : 0x4006_F000

Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x000		PFR0[B,H,W]					
0,000		000	00 0000 0001 1111				
0x004		PFR1[B,H,W]				
0,004		000	00 0000 0000 0000				
0x008		PFR2[B,H,W]				
0,000		000	0000 0000 0000				
0x00C		PFR3[B,H,W]				
0,000		000	0000 0000 0000				
0x010		PFR4[B,H,W]				
0,010		000	0000 0000 0000				
0x014		PFR5[B,H,W]				
one i i		000	00 0000 0000 0000				
0x018		PFR6[B,H,W]				
5.0.0		000	00 0000 0000 0000				
0x01C	PFR7[B,H,W]						
0,010	0000 0000 0000 0000						
0x020	PFR8[B,H,W] 0000 0000 0000						
0.1020							
0x024		PFR9[B,H,W]					
0.1021	0000 0000 0000 0000						
0x028		PFRA[B,H,W]					
		0000 0000 0000 0000					
0x02C			B,H,W]				
		0000 0000 0000 0000					
0x030		PFRC[B,H,W]					
	0000 0000 0000 0000						
0x034	PFRD[B,H,W]						
ones :	0000 0000 0000 0000						
0x038	PFRE[B,H,W]						
		000	0000 0000 0000				
0x03C			B,H,W]				
5.1330		000	00 0000 0000 0000	T			
0x040 - 0x0FC	-	-	-	-			



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x100		PCR0[B,H,W]					
0.2100			0000 0000 0001 1111				
0x104		PCI	R1[B,H,W]				
0.104		(0000 0000 0000 0000				
0x108		PCI	R2[B,H,W]				
0.7100		(0000 0000 0000 0000				
0x10C		PCI	R3[B,H,W]				
5X100		(0000 0000 0000 0000				
0x110			R4[B,H,W]				
GALLE			0000 0000 0000 0000				
0x114			R5[B,H,W]				
-		(0000 0000 0000 0000				
0x118			R6[B,H,W]				
		0000 0000 0000 0000					
0x11C		PCR7[B,H,W]					
		0000 0000 0000 0000					
0x120	_	<u> </u>					
0x124			R9[B,H,W]				
			0000 0000 0000 0000				
0x128			RA[B,H,W]				
		0000 0000 0000 0000					
0x12C			RB[B,H,W]				
		0000 0000 0000 0000					
0x130		PCRC[B,H,W]					
		0000 0000 0000 0000					
0x134		PCRD[B,H,W] 0000 0000 0000					
		PCRE[B,H,W]					
0x138		РСКЕ[В,Н,W] 0000 0000 0000					
			RF[B,H,W]				
0x13C			0000 0000 0000 0000				
0x140 - 0x1FC	-	-	-	-			
			l	1			



Base_Address	Register					
+ Address	+3	+3 +2 +1 +0				
0×200		DDR	D[B,H,W]			
0x200		00	000 0000 0000 0000			
0x204		DDR	1[B,H,W]			
0x204		00	000 0000 0000 0000			
0x208		DDR	2[B,H,W]			
0,200		00	000 0000 0000 0000			
0x20C		DDR:	B[B,H,W]			
0,200		00	000 0000 0000 0000			
0x210		DDR	1[B,H,W]			
0X2 10		00	000 0000 0000 0000			
0x214		DDR	5[B,H,W]			
ONE 14		00	000 0000 0000 0000			
0x218		DDR6[B,H,W]				
0X2 TO		00	000 0000 0000 0000			
0x21C	DDR7[B,H,W]					
0,12.10	0000 0000 0000 0000					
0x220		DDR8[B,H,W] 0000 0000 0000				
0/1220						
0x224		DDR9[B,H,W]				
J	0000 0000 0000 0000					
0x228	DDRA[B,H,W]					
		0000 0000 0000 0000				
0x22C		DDRB[B,H,W]				
	0000 0000 0000 0000					
0x230	DDRC[B,H,W]					
	0000 0000 0000 0000					
0x234	DDRD[B,H,W]					
	0000 0000 0000 0000					
0x238	DDRE[B,H,W]					
	0000 0000 0000 0000					
0x23C			F[B,H,W]			
		00	000 0000 0000 0000	1		
0x240 - 0x2FC	-	-	-	-		



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x300	PDIR0[B,H,W]						
0x300		000	0 0000 0000 0000				
0x304		PDIR1[[B,H,W]				
0,304		000	0 0000 0000 0000				
0x308		PDIR2[[B,H,W]				
0,000		000	0 0000 0000 0000				
0x30C		PDIR3[[B,H,W]				
0,000		000	0 0000 0000 0000				
0x310		PDIR4[[B,H,W]				
0.010		000	0 0000 0000 0000				
0x314		PDIR5[[B,H,W]				
0.011		000	0 0000 0000 0000				
0x318		PDIR6[[B,H,W]				
one re	0000 0000 0000 0000						
0x31C	PDIR7[B,H,W]						
0.010	0000 0000 0000 0000						
0x320	PDIR8[B,H,W] 0000 0000 0000						
0.020							
0x324	PDIR9[B,H,W]						
	0000 0000 0000 0000						
0x328	PDIRA[B,H,W]						
		000	0 0000 0000 0000				
0x32C		·	[B,H,W]				
	0000 0000 0000 0000						
0x330	PDIRC[B,H,W]						
	0000 0000 0000 0000						
0x334	PDIRD[B,H,W]						
	0000 0000 0000						
0x338	PDIRE[B,H,W]						
-			0 0000 0000 0000				
0x33C		PDIRF					
		000	0 0000 0000 0000	1			
0x340 - 0x3FC	-	-	-	-			



Base_Address	Register					
+ Address	+3	+3 +2 +1 +0				
0x400		PDORG	D[B,H,W]			
0,400		000	00 0000 0000 0000			
0x404			1[B,H,W]			
		000	00 0000 0000 0000			
0x408			2[B,H,W]			
			00 0000 0000 0000			
0x40C			B[B,H,W] 00 0000 0000 0000			
0x410			4[B,H,W] 00 0000 0000 0000			
			5[B,H,W]			
0x414			00 0000 0000 0000			
		PDOR	6[B,H,W]			
0x418			00 0000 0000 0000			
0::440		PDOR7	7[B,H,W]			
0x41C		000	00 0000 0000 0000			
0x420		PDOR	B[B,H,W]			
0,420		000	00 0000 0000 0000			
0x424		PDOR9[B,H,W]				
		0000 0000 0000 0000				
0x428		PDORA[B,H,W]				
	0000 0000 0000 0000					
0x42C		PDORB[B,H,W]				
		0000 0000 0000 0000				
0x430		PDORC[B,H,W] 0000 0000 0000 0000				
			D[B,H,W]			
0x434			00 0000 0000 0000			
			Ξ[B,H,W]			
0x438			00 0000 0000 0000			
2 422	PDORF[B,H,W]					
0x43C	0000 0000 0000 0000					
0x440 - 0x4FC						
0x500	ADE[B,H,W]					
	1111 1111 1111 1111 1111 1111					
0x504 - 0x57C	-					
0x580			[B,H,W] 00 01			
0x584 - 0x5FC	-	-	-	-		
		1	1	•		



Base_Address	Register					
+ Address	+3 +2 +1 +0					
0x600			D[B,H,W] 00- 0000 –00			
0x604			1[B,H,W])0 0000 0000 0000			
0x608			P[B,H,W] D0 0000 0000 0000			
0x60C			B[B,H,W] D0 0000 0000 0000			
0x610			4[B,H,W] 00 0000 -000 00			
0x614			5[B,H,W] 00 000000 00			
0x618			6[B,H,W] 0000 0000 0000 0000			
0x61C			7[B,H,W] 0 0000 0000 0000			
0x620		EPFR08[B,H,W] 0000 0000 0000 0000 0000 0000 0000				
0x624	EPFR09[B,H,W] 0000 0000 0000 0000 0000 0000 0000					
0x628	EPFR10[B,H,W] 0000 0000 0000 0000 0000 0000 0000					
0x62C		EPFR11[B,H,W] 00 0000 0000 0000 0000 0000				
0x630	EPFR12[B,H,W] 00 000000 0000 000000 00					
0x634			B[B,H,W] 00 000000 00			
0x638			4[B,H,W] 00 0000			
0x63C		EPFR15[B,H,W] 0000 0000 0000 0000 0000 0000 0000				
0x640	EPFR16[B,H,W] 00 0000 0000 0000 0000 0000 0000					
0x644	EPFR17[B,H,W] 0000 0000 0000 0000 0000					
0x648		EPFR18[B,H,W] 00 0000 0000 00000 0000 0000				
0x64C			P[B,H,W]			
0x650			D[B,H,W] 000 0000 0000 0000			



+ Address	Base_Address	Register					
0x654 EPFR22[B.H.W] 0x65C EPFR23[B.H.W] 0x66O EPFR24[B.H.W] 0x664 EPFR25[B.H.W] 0x668 EPFR26[B,H.W] 0x66C EPFR26[B,H.W] 0x670 EPFR27[B,H.W] 0x674 0000 0000 0000 0000 0000 0000 0000 00		+3 +2 +1 +0					
0x65C EPFR23[B.H.W] 0x660 0x664 EPFR24[B.H.W]	0x654		EPFR2	1[B,H,W]			
DX65C	0x658						
0x660 0x660 0x664 0x664 0x668 0x668 0x66C 0x66C 0x66C 0x670 0x670 0x670 0x670 0x670 0x670 0x68C 0x670 0x700 0x670 0x700 0x	0x65C						
0x660	0,000		000	00 0000 0000 0000			
0x664 EPFR26[B,H,W] 0x668 EPFR26[B,H,W] 0x66C EPFR27[B,H,W] 0x670 0000 0000 0000 0000 0000 0000 0000 00	0x660						
DX668	0x664						
0x66C EPFR27[B,H,W] 0x670 EPFR28[B,H,W] 0x670 EPFR28[B,H,W] 0x674 0000 0000 0000 0000 0000 0000 0000 00	0x668		EPFR2	6[B,H,W]			
0x66C							
0x670 0x674 0x674 EPFR29[B,H,W] 0000 0000 0000 0000 0000 0000 0000 EPFR30[B,H,W] 0x67C EPFR30[B,H,W] 00 0000 0000	0x66C						
0000 0000 0000 0000 0000 0000 0000 0000 0000	0v670		EPFR2	8[B,H,W]			
0x674	0,070		0000 0000 0000 0000	0000 0000 0000 0000			
0000 0000 0000 0000 0000 0000 0000 0000 0000	0x674						
0x67C	0.07 1						
0x680 - 0x6FC - - - 0x700 PZR0[B,H,W] - - 0x704 PZR1[B,H,W] -	0x67C						
0x700 0x704 PZR1[B,H,W] 0x708 PZR2[B,H,W] PZR2[B,H,W] PZR3[B,H,W] PZR3[B,H,W] PZR3[B,H,W] PZR4[B,H,W] PZR4[B,H,W] PZR4[B,H,W] PZR4[B,H,W] PZR5[B,H,W] PZR5[B,H,W] PZR5[B,H,W] PZR5[B,H,W] PZR5[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR6[B,H,W] PZR8[B,H,W] PZR8[B,H,W] PZR8[B,H,W] PZR8[B,H,W]	0x680 – 0x6FC						
0x704 PZR1[B,H,W] 0x708 PZR2[B,H,W] 0x70C PZR3[B,H,W] 0x710 PZR4[B,H,W] 0x714 PZR5[B,H,W] 0x718 PZR6[B,H,W] 0x710 PZR5[B,H,W] 0x714 PZR6[B,H,W] 0x718 PZR6[B,H,W] 0x71C PZR7[B,H,W] 0x720 PZR8[B,H,W] 0x724 PZR9[B,H,W]	0x700						
0x708 PZR2[B,H,W] 0x70C PZR3[B,H,W] 0x710 PZR4[B,H,W] 0x714 PZR5[B,H,W] 0x718 PZR6[B,H,W] 0x71C PZR7[B,H,W] 0x720 PZR8[B,H,W] 0x724 PZR8[B,H,W] 0x718 PZR7[B,H,W] 0x710 PZR7[B,H,W] 0x711 PZR7[B,H,W] 0x712 PZR8[B,H,W] 0x724 PZR8[B,H,W]	0x704		PZR1[B,H,W]				
0x708 0000 0000 0000 0000 0x70C PZR3[B,H,W] 0x710 PZR4[B,H,W] 0x714 0000 0000 0000 0000 0x718 PZR6[B,H,W] 0x71C PZR7[B,H,W] 0x720 PZR8[B,H,W] 0x724 PZR9[B,H,W]							
0x70C 0000 0000 0000 0000 0x710 PZR4[B,H,W] 0000 0000 0000 0000 PZR5[B,H,W] 0x714 0000 0000 0000 0000 0x718 PZR6[B,H,W] 0000 0000 0000 0000 PZR7[B,H,W] 0x71C PZR8[B,H,W] 0000 0000 0000 0000 PZR8[B,H,W] 0x720 PZR9[B,H,W]	0x708			•			
0x710 PZR4[B,H,W] 0x714 PZR5[B,H,W] 0x718 PZR6[B,H,W] 0x71C PZR7[B,H,W] 0x720 PZR8[B,H,W] 0x724 PZR8[B,H,W] 0x724 PZR9[B,H,W]	0x70C		• • • •				
0x710							
0x718 PZR6[B,H,W] 0x71C PZR7[B,H,W] PZR7[B,H,W] PZR8[B,H,W] PZR8[B,H,W] PZR8[B,H,W] PZR8[B,H,W] PZR8[B,H,W] PZR8[B,H,W]	0x710						
0x718 PZR6[B,H,W]	0x714						
0x718 0000 0000 0000 0000 0x71C PZR7[B,H,W] 0000 0000 0000 0000 PZR8[B,H,W] 0000 0000 0000 0000 PZR9[B,H,W] 0x724							
0x71C 0000 0000 0000 0000 0x720 PZR8[B,H,W] 0000 0000 0000 0000 PZR9[B,H,W]	0x718						
0x720 PZR8[B,H,W] 0000 0000 0000 0000 PZR9[B,H,W]	0x71C	PZR7[B,H,W]					
0x724 PZR9[B,H,W]	0x720		PZR8[B,H,W]				
()v/24							
0000 0000 0000 0000	0x724						
0x728 PZRA[B,H,W] 0000 0000 0000 0000	0x728		PZRA	[B,H,W]			



Base_Address		Register						
+ Address	+3	+3 +2 +1 +0						
0720		PZRB[B,H,W]						
0x72C		000	00 0000 0000 0000					
0720		PZRC	[B,H,W]					
0x730		000	00 0000 0000 0000					
0.724		PZRD	[B,H,W]					
0x734		0000 0000 0000 0000						
0720		PZRE[B,H,W]						
0x738		0000 0000 0000 0000						
0x73C		PZRF[B,H,W]						
0x73C		000	00 0000 0000 0000					
0x740 - 0xEFC	=	-	-	-				
0xF00 - 0xF04	*							
0xF08 - 0xFDC								
0xFE0	*							
0xFE4 - 0xFFC	-	-	-	-				



1.20.4 TYPE5-M4 Product

GPIO Base_Address: 0x4006_F000

Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x000		PFR0[B,H,W]					
0,000		0000 0000 0001 1111					
0x004		PFR1[B,H,W]					
0,0004		000	00 0000 0000 0000				
0x008		PFR2[[B,H,W]				
0.000		000	00 0000 0000 0000				
0x00C		PFR3[[B,H,W]				
0,000		000	00 0000 0000 0000				
0x010		PFR4[[B,H,W]				
0.010		000	00 0000 0000 0000				
0x014		PFR5[[B,H,W]				
0.014		000	00 0000 0000 0000				
0x018		PFR6[[B,H,W]				
0.010		0000 0000 0000 0000					
0x01C		PFR7[B,H,W]					
0,010		0000 0000 0000 0000					
0x020	PFR8[B,H,W]						
0,020		000	00 0000 0000 0000				
0x024		PFR9[[B,H,W]				
0.024		0000 0000 0000 0000					
0x028		PFRA	[B,H,W]				
0.020		000	00 0000 0000 0000				
0x02C		PFRB	[B,H,W]				
0,020		000	00 0000 0000 0000				
0x030		PFRC	[B,H,W]				
0.000		000	00 0000 0000 0000				
0x034		PFRD	[B,H,W]				
0,004		0000 0000 0000 0000					
0x038		PFRE	[B,H,W]				
0,000		000	00 0000 0000 0000				
0x03C		PFRF	[B,H,W]				
0.030		000	00 0000 0000 0000				
0x040 - 0x0FC	-	-	-	-			



Base_Address	Register							
+ Address	+3	+3 +2 +1 +0						
0x100		PCR0[B,H,W]						
0.100		0000 0000 0001 1111						
0x104		PC	R1[B,H,W]					
0.104			0000 0000 0000 0000					
0x108		PC	R2[B,H,W]					
5X155			0000 0000 0000 0000					
0x10C			R3[B,H,W]					
SX.00			0000 0000 0000 0000					
0x110			R4[B,H,W]					
			0000 0000 0000 0000					
0x114			R5[B,H,W]					
			0000 0000 0000 0000					
0x118			R6[B,H,W]					
		0000 0000 0000 0000						
0x11C			R7[B,H,W]					
0.400		0000 0000 0000 0000						
0x120		<u> </u>						
0x124			R9[B,H,W]					
			0000 0000 0000 0000					
0x128			RA[B,H,W] 0000 0000 0000 0000					
			RB[B,H,W]					
0x12C			кыр,п,wj 0000 0000 0000 0000					
			RC[B,H,W]					
0x130			0000 0000 0000 0000					
0x134		PCRD[B,H,W] 0000 0000 0000						
			RE[B,H,W]					
0x138		PCRE[B,H,W]						
			RF[B,H,W]					
0x13C			0000 0000 0000 0000					
0x140 - 0x1FC	-	-	-	-				



Base_Address		Register					
+ Address	+3	+3 +2 +1 +0					
0x200		DDR0[B,H,W]					
0.00		000	0000 0000 0000				
0x204		DDR1[B,H,W]				
0,204		000	0000 0000 0000				
0x208		DDR2[[B,H,W]				
0,200		000	0000 0000 0000				
0x20C		DDR3[B,H,W]				
0,200		000	0000 0000 0000				
0x210		DDR4[B,H,W]				
		000	0000 0000 0000				
0x214			B,H,W]				
		000	00 0000 0000 0000				
0x218			B,H,W]				
		0000 0000 0000 0000					
0x21C		DDR7[B,H,W]					
		0000 0000 0000 0000					
0x220		DDR8[B,H,W] 0000 0000 0000					
0x224			[B,H,W]				
		0000 0000 0000 0000					
0x228			[B,H,W]				
			00 0000 0000 0000				
0x22C			[B,H,W] 00 0000 0000 0000				
0x230			[B,H,W] 00 0000 0000 0000				
0x234		DDRD[B,H,W]					
		0000 0000 0000 0000 DDRE[B,H,W]					
0x238			[D,H,VV] 00 0000 0000 0000				
			[B,H,W]				
0x23C			00 0000 0000 0000				
0x240 - 0x2FC	_	-	_	_			



Base_Address		Register				
+ Address	+3 +2 +1 +0					
0×200	PDIR0[B,H,W]					
0x300		0000 0000 0000 0000				
0x304		PDIR1	[B,H,W]			
0.304		000	0000 0000 0000			
0x308		PDIR2	[B,H,W]			
0,000		000	0000 0000 0000			
0x30C		PDIR3	[B,H,W]			
0,000		000	00 0000 0000 0000			
0x310		PDIR4	·[B,H,W]			
0.010		000	00 0000 0000 0000			
0x314			[B,H,W]			
		000	00 0000 0000 0000			
0x318			[B,H,W]			
		0000 0000 0000				
0x31C	PDIR7[B,H,W]					
	0000 0000 0000 0000					
0x320		PDIR8[B,H,W]				
			00 0000 0000 0000			
0x324			[B,H,W]			
			00 0000 0000 0000			
0x328			v[B,H,W] 00 0000 0000 0000			
0x32C			B[B,H,W] 00 0000 0000 0000			
			[B,H,W]			
0x330			00 0000 0000 0000			
0x334	PDIRD[B,H,W] 0000 0000 0000					
			[[B,H,W]			
0x338			00 0000 0000 0000			
			[B,H,W]			
0x33C			00 0000 0000 0000			
0x340 - 0x3FC	-	-	-	-		



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x400	PDOR0[B,H,W] 0000 0000 0000						
		PDOR1[B,H,W]					
0x404			0 0000 0000 0000				
0. 400		PDOR2	[B,H,W]				
0x408		000	0 0000 0000 0000				
0x40C		PDOR	[B,H,W]				
0.000		000	0 0000 0000 0000				
0x410		PDOR4	·[B,H,W]				
0.410		000	0 0000 0000 0000				
0x414			[B,H,W]				
		000	0 0000 0000 0000				
0x418			[B,H,W]				
			0 0000 0000 0000				
0x41C			[B,H,W]				
			0 0000 0000 0000				
0x420			S[B,H,W]				
			0 0000 0000 0000				
0x424			[B,H,W] 0 0000 0000 0000				
0x428		PDORA[B,H,W] 0000 0000 0000					
		PDORE	B[B.H.W]				
0x42C		PDORB[B,H,W] 0000 0000 0000					
		PDORC	[B,H,W]				
0x430		000	0 0000 0000 0000				
0x434		PDORD	D[B,H,W]				
0,434		000	0 0000 0000 0000				
0x438			[B,H,W]				
		000	0 0000 0000 0000				
0x43C			[B,H,W]				
	0000 0000 0000 0000						
0x440 - 0x4FC	-	-	-	-			
0x500	ADE[B,H,W] 1111 1111 1111 1111 1111 1111						
0x504 - 0x57C							
Over		SPSR	B,H,W]				
0x580			00 01				
0x584 - 0x5FC	-	-	-	-			



Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x600	EPFR00[B,H,W] 00001100- 000000						
0x604			1[B,H,W] D0 0000 0000 0000				
0x608		EPFR02	2[B,H,W]				
0x60C			00 0000 0000 0000 B[B,H,W]				
0x610		EPFR04	4[B,H,W] 00 0000 -000 00				
0x614		EPFR0	5[B,H,W] 00 000000 00				
0x618		EPFR06	6[B,H,W]				
0x61C		EPFR0	7[B,H,W] 0 0000 0000 0000				
0x620			B[B,H,W] 0000 0000 0000 0000				
0x624		EPFR09[B,H,W] 0000 0000 0000 0000 0000 0000					
0x628	EPFR10[B,H,W] 0000 0000 0000 0000 0000 0000						
0x62C	EPFR11[B,H,W] 00 0000 0000 0000 0000 0000						
0x630		EPFR12[B,H,W] 00 000000 0000 000000 00					
0x634			B[B,H,W] 00 000000 00				
0x638			4[B,H,W] 00 0000				
0x63C			5[B,H,W] 0000 0000 0000 0000				
0x640		EPFR16[B,H,W]00 0000 0000 0000 0000 0000 0000					
0x644	EPFR17[B,H,W]						
0x648		EPFR18[B,H,W] 00 0000 0000 0000 0000 0000 000					
0x64C			9[B,H,W] 				
0x650			D[B,H,W]				





Base_Address		Register				
+ Address	+3	+2	+1	+0		
0x654		EPFR2	1[B,H,W]			
0x654						
0x658		EPFR22	2[B,H,W]			
0x036						
0x65C		EPFR23	3[B,H,W]			
0x05C		000	0000 0000 0000			
0x660		EPFR24	4[B,H,W]			
0.000			- 0000 0000 0000			
0x664	EPFR25[B,H,W]					
0.004			0000			
0x668		EPFR26	6[B,H,W]			
0,000		00 000	0000 0000 0000			
0x66C - 0x680	-	-	-	-		
0x684		EPFR33	3[B,H,W]			
0.004		0000 0000 0000 0000 0000 0000				
0x688	-					
0x68C	EPFR35[B,H,W]					
UXDOC		0000 0000 00	000			
0x690 – 0x6FC	=	-	-	-		



Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x700		PZR0	[B,H,W]			
0.7700	0000 0000 0000 0000					
0x704	PZR1[B,H,W]					
OXI O I			00 0000 0000 0000			
0x708			[B,H,W]			
			00 0000 0000 0000			
0x70C			[B,H,W]			
			0000 0000 0000			
0x710			[B,H,W]			
			0000 0000 0000			
0x714			[B,H,W]			
			00 0000 0000 0000			
0x718			[B,H,W] 00 0000 0000 0000			
			[B,H,W]			
0x71C			[D, N, VV] 00 0000 0000 0000			
0x720	PZR8[B,H,W] 0000 0000 0000 0000					
			[B,H,W]			
0x724	0000 0000 0000					
	[B,H,W]					
0x728			00 0000 0000 0000			
	PZRB[B,H,W]					
0x72C			00 0000 0000 0000			
		PZRC	[B,H,W]			
0x730			0000 0000 0000			
0.704		PZRD	[B,H,W]			
0x734		000	0000 0000 0000			
0.729		PZRE	[B,H,W]			
0x738		000	00 0000 0000 0000			
0x73C		PZRF	[B,H,W]			
0.730		000	0000 0000 0000			
0x740		PDSR	D[B,H,W]			
UAT 40			00 0000 0000 0000			
0x744			1[B,H,W]			
9 /			00 0000 0000 0000			
0x748			2[B,H,W]			
			00 0000 0000 0000			
0x74C			B[B,H,W]			
			00 0000 0000 0000			
0x750			4[B,H,W]			
			00 0000 0000 0000			
0x754			5[B,H,W]			
		000	0000 0000 0000			





Base_Address	Register						
+ Address	+3 +2 +1 +0						
0.750	PDSR6[B,H,W]						
0x758		0	000 0000 0000 0000				
0x75C		PDSF	R7[B,H,W]				
UX/5C		0	000 0000 0000 0000				
0x760		PDSF	R8[B,H,W]				
0.2760		0	000 0000 0000 0000				
0x764		PDSF	R9[B,H,W]				
0.27.04		0	000 0000 0000 0000				
0x768		PDSF	RA[B,H,W]				
0.27 0.0		0	000 0000 0000 0000				
0x76C	PDSRB[B,H,W]						
0.700	0000 0000 0000 0000						
0x770	PDSRC[B,H,W]						
OXTTO		0000 0000 0000 0000					
0x774		PDSF	RD[B,H,W]				
0.774		0	000 0000 0000 0000				
0x778		PDSF	RE[B,H,W]				
OXITO		0	000 0000 0000 0000				
0x77C		PDSF	RF[B,H,W]				
OXITO	0000 0000 0000 0000						
0x780 - 0xEFC							
0xF00 - 0xF04	*						
0xF08 – 0xFDC	-						
0xFE0		T	*	1			
0xFE4 - 0xFFC	-	-	-	-			



1.21 LVD

LVD Base_Address: 0x4003_5000

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x000	-	-	-	LVD_CTL[B,H,W] 000111
0x004	-	-	-	LVD_STR[B,H,W] 0
0x008	-	-	-	LVD_CLR[B,H,W] 1
0x00C		LVD_RLR[W] 00000000 00000000 000000001		
0x010	-	-	-	LVD_STR2 [B,H,W] 0
0x014 - 0x0FC	-	-	-	-

1.22 **DS_Mode**

DS_Mode Base_Address: 0x4003_5100

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x000	-	-	-	*
0x004	-	-	-	RCK_CTL[B,H,W] 01
0x008 - 0x6FC	-	-	-	-
0x700	-	-	-	PMD_CTL[B,H,W] 0
0x704	-	-	-	WRFSR[B,H,W] 00
0x708	-	-	WIFSR[B,H,W]	
0x70C	-	-	WIER[B,H,W] 00 00000-00	
0x710	-	-	-	WILVR[B,H,W] 00000
0x714	-	-	-	DSRAMR[B,H,W] 00
0x718 - 0x7FC	-	-	-	-
0x800	BUR04[B,H,W] 00000000	BUR03[B,H,W] 00000000	BUR02[B,H,W] 00000000	BUR01[B,H,W] 00000000
0x804	BUR08[B,H,W] 00000000	BUR07[B,H,W] 00000000	BUR06[B,H,W] 00000000	BUR05[B,H,W] 00000000
0x808	BUR012[B,H,W] 00000000	BUR11[B,H,W] 00000000	BUR10[B,H,W] 00000000	BUR09[B,H,W] 00000000
0x80C	BUR16[B,H,W] 00000000	BUR15[B,H,W] 00000000	BUR14[B,H,W] 00000000	BUR13[B,H,W] 00000000
0x810 - 0xEFC	-	-	-	-



1.23 USB Clock

USB Clock Base_Address : 0x4003_6000

Base_Address	Register			
+ Address	+3	+2	+1	+0
0-200				UCCR[B,H,W]
0x000	-	-	-	-0000000
0x004				UPCR1[B,H,W]
0x004	-	-	-	00
0x008	_	_	_	UPCR2[B,H,W]
0,000		_	_	000
0x00C	-	_	_	UPCR3[B,H,W]
0,000		_		00000
0x010	_	_	_	UPCR4[B,H,W]
0,010				-0111011
0x014	_	_	_	UP_STR[B,H,W]
0.014				0
0x018	-	_	_	UPINT_ENR[B,H,W]
0.010				0
0x01C	_	_	_	UPINT_CLR[B,H,W]
0,010				0
0x020	_	_	_	UPINT_STR[B,H,W]
0.020				0
0x024	_	_	_	UPCR5[B,H,W]
0,021				0100
0x028	-	_	_	UPCR6[B,H,W]
0.020				0010
0x02C	-	<u>-</u>	_	UPCR7[B,H,W]
				0
0x030	-	-	_	USBEN0[B,H,W]
				0
0x034	-	_	_	USBEN1[B,H,W]
				0
0x038 - 0x0FC	-	-	-	-



1.24 CAN_Prescaler

CAN_Prescaler Base_Address: 0x4003_7000

Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x000	-	-	-	CANPRE[B,H,W] 1011	
0x004 - 0xFFC	-	-	-	-	

1.25 MFS

MFS ch.0 Base_Address : 0x4003_8000

MFS ch.1 Base_Address : 0x4003_8100

MFS ch.2 Base_Address: 0x4003_8200

MFS ch.3 Base_Address: 0x4003_8300

MFS ch.4 Base_Address : 0x4003_8400

MFS ch.5 Base_Address : 0x4003_8500

MFS ch.6 Base_Address : 0x4003_8600

MFS ch.7 Base_Address: 0x4003_8700

MFS ch.8 Base_Address : 0x4003_8800

MFS ch.9 Base_Address: 0x4003_8900

MFS ch.10Base_Address: 0x4003_8A00

MFS ch.11Base_Address: 0x4003_8B00

MFS ch.12Base_Address : 0x4003_8C00

MFS ch.13Base_Address: 0x4003_8D00

MFS ch.14Base_Address: 0x4003_8E00

MFS ch.15Base_Address: 0x4003_8F00

Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x000	-	-	SCR / IBCR[B,H,W] 000000	SMR[B,H,W] 000-00-0	
0x004	-	-	SSR[B,H,W] 0-000011	ESCR / IBSR[B,H,W] 00000000	
0x008	-	-	RDR/TDR[H,W] 00000000 00000000		
0.000	(*1) RDR/TDR[H,W] 00000000 00000000 00000000				

A. Register Map



Base_Address	Register				
+ Address	+3	+3	+3	+3	
0x00C	-	-	BGR1[B,H,W] 00000000	BGR0[B,H,W] 00000000	
0x010	-	-	ISMK[B,H,W]	ISBA[B,H,W]	
0x014	-	-	FCR1[B,H,W] 00100	FCR0[B,H,W] -0000000	
0x018	-	-	FBYTE2[B,H,W] 00000000	FBYTE1[B,H,W] 00000000	
0x01C	-	-	SCSTR1/ EIBCR[B,H,W] 00000000	SCSTR0/ NFCR[B,H,W] 00000000	
0x020	-	-	SCSTR3[B,H,W] 00000000	SCSTR2[B,H,W] 00000000	
0x024	-	-	SACSR1[B,H,W] 00000000	SACSR0[B,H,W] 00000000	
0x028	-	-	STMR1[B,H,W] 00000000	STMR0[B,H,W] 00000000	
0x02C	-	-	STMCR1[B,H,W] 00000000	STMCR0[B,H,W] 00000000	
0x030	-	-	SCSCR1[B,H,W] 00000000	SCSCR0[B,H,W] 00100000	
0x034	-	-	SCSFR1[B,H,W] 10000000	SCSFR0[B,H,W] 10000000	
0x038	-	-	-	SCSFR2[B,H,W] 10000000	
0x03C	-	-	TBYTE1[B,H,W] 00000000	TBYTE0[B,H,W] 00000000	
0x040	-	-	TBYTE3[B,H,W] 00000000	TBYTE2[B,H,W] 00000000	
0x0144 - 0x1FC	-	-	-	-	

Note:

- (*1): RDR/TDR register's higher 16 bits can be accessed by word operation in I2S mode.



1.26 CRC

CRC Base_Address: 0x4003_9000

Base_Address		Reç	jister				
+ Address	+3	+3 +2 +1 +0					
0x000	-	-	-	CRCCR[B,H,W] -0000000			
0x004		CRCINIT[B,H,W] 11111111 11111111 111111111					
0x008		CRCIN[B,H,W] 00000000 00000000 000000000					
0x00C			[B,H,W] 111111111 11111111				

1.27 Watch Counter

Watch Counter Base_Address : 0x4003_A000

Base_Address		Register			
+ Address	+3	+2	+1	+0	
0x000		WCCR[B,H,W]	WCRL[B,H,W]	WCRD[B,H,W]	
0x000	-	00000	000000	000000	
0x004 - 0x00C	-	-	-	-	
0x010	-	-	CLK_SEL[B,H,W] 000		
0x014	-	-	-	CLK_EN[B,H,W] 00	
0x018 - 0xFFC	-	-	-	-	



1.28 RTC

1.28.1 TYPE1-M4, TYPE2-M4, TYPE3-M4, TYPE6-M4 Products

RTC Base_Address : 0x4003_B000

Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x100	-	-	-	WTCR10[B,H,W] 00000000	
0x104	-	-	-	WTCR11[B,H,W]	
0x108	-	-	-	WTCR12[B,H,W] 00000000	
0x10C	-	-	-	WTCR13[B,H,W] 00000000	
0x110	-	-	-	WTCR20[B,H,W] 000000	
0x114	-	-	-	WTCR21[B,H,W]	
0x118	-	-	-	*	
0x11C	-	-	-	WTSR[B,H,W] -0000000	
0x120	-	-	-	WTMIR[B,H,W] -0000000	
0x124	-	-	-	WTHR[B,H,W] 000000	
0x128	-	-	-	WTDR[B,H,W] 000000	
0x12C	-	-	-	WTDW[B,H,W] 000	
0x130	-	-	-	WTMOR[B,H,W] 00000	
0x134	-	-	-	WTYR[B,H,W] 00000000	
0x138	-	-	-	ALMIR[B,H,W] -0000000	
0x13C	-	-	-	ALHR[B,H,W] 000000	
0x140	-	-	-	ALDR[B,H,W] 000000	
0x144	-	-	-	ALMOR[B,H,W] 00000	
0x148	-	-	-	ALYR[B,H,W] 00000000	
0x14C	-	-	-	WTTR0[B,H,W] 00000000	
0x150	-	-	-	WTTR1[B,H,W] 00000000	
0x154	-	-	-	WTTR2[B,H,W] 00	



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x158	-	-	-	WTCAL0[B,H,W] 00000000	
0x15C	-	-	-	WTCAL1[B,H,W]	
0x160	-	-	-	WTCALEN[B,H,W]	
0x164	-	-	-	WTDIV[B,H,W] 0000	
0x168	-	-	-	WTDIVEN[B,H,W]00	
0x16C	-	-	-	WTCALPRD[B,H,W]010011	
0x170	-	-	-	WTCOSEL[B,H,W]	
0x174	-	-	-	VB_CLKDIV[B,H,W]	
0x178	-	-	-	WTOSCCNT[B,H,W]	
0x17C	-	-	-	CCS[B,H,W] 00001000	
0x180	-	-	-	CCB[B,H,W] 00010000	
0x184	=	=	-	*	
0x188	-	-	-	BOOST[B,H,W] 11	
0x18C	-	-	-	EWKUP[B,H,W] 0	
0x190	-	-	-	VDET[B,H,W] 00	
0x194	=	=	-	*	
0x198	-	-	-	HIBRST[B,H,W]	
0x19C	-	-	-	VBPFR[B,H,W] 011100	
0x1A0	-	-	-	VBPCR[B,H,W] 0000	
0x1A4	-	-	-	VBDDR[B,H,W]	
0x1A8	-	-	-	VBDIR[B,H,W] 0000	
0x1AC	-	-	-	VBDOR[B,H,W] 1111	
0x0B0	-	-	-	VBPZR[B,H,W] 11	
0x1B4-1FF	=	-	-	-	



Base_Address + Address	Register				
	+3	+2	+1	+0	
0200	BREG03[B,H,W]	BREG02[B,H,W]	BREG01[B,H,W]	BREG00[B,H,W]	
0x200	00000000	00000000	00000000	00000000	
0.004	BREG07[B,H,W]	BREG06[B,H,W]	BREG05[B,H,W]	BREG04[B,H,W]	
0x204	00000000	00000000	00000000	00000000	
	BREG0B[B,H,W]	BREG0A[B,H,W]	BREG09[B,H,W]	BREG08[B,H,W]	
0x208	00000000	00000000	00000000	00000000	
	BREG0F[B,H,W]	BREG0E[B,H,W]	BREG0D[B,H,W]	BREG0C[B,H,W]	
0x20C	00000000	00000000	00000000	00000000	
	BREG13[B,H,W]	BREG12[B,H,W]	BREG11[B,H,W]	BREG10[B,H,W]	
0x210	00000000	00000000	00000000	00000000	
	BREG17[B,H,W]	BREG16[B,H,W]	BREG15[B,H,W]	BREG14[B,H,W]	
0x214	00000000	00000000	00000000	00000000	
	BREG1B[B,H,W]	BREG1A[B,H,W]	BREG19[B,H,W]	BREG18[B,H,W]	
0x218	00000000	00000000	00000000	00000000	
	BREG1F[B,H,W]	BREG1E[B,H,W]	BREG1D[B,H,W]	BREG1C[B,H,W]	
0x21C	00000000	00000000	00000000	00000000	
	BREG23[B,H,W]	BREG22[B,H,W]	BREG21[B,H,W]	BREG20[B,H,W]	
0x220	00000000	00000000	00000000	00000000	
	BREG27[B,H,W]	BREG26[B,H,W]	BREG25[B,H,W]	BREG24[B,H,W]	
0x224	00000000	00000000	00000000	00000000	
	BREG2B[B,H,W]	BREG2A[B,H,W]	BREG29[B,H,W]	BREG28[B,H,W]	
0x228	00000000	00000000	00000000	00000000	
	BREG2F[B,H,W]	BREG2E[B,H,W]	BREG2D[B,H,W]	BREG2C[B,H,W]	
0x22C	00000000	00000000	00000000	00000000	
	BREG33[B,H,W]	BREG32[B,H,W]	BREG31[B,H,W]	BREG30[B,H,W]	
0x230	00000000	00000000	00000000	00000000	
	BREG37[B,H,W]	BREG36[B,H,W]	BREG35[B,H,W]		
0x234	00000000	00000000	00000000	BREG34[B,H,W] 00000000	
0x238	BREG3B[B,H,W] 00000000	BREG3A[B,H,W] 00000000	BREG39[B,H,W] 00000000	BREG38[B,H,W] 00000000	
0x23C	BREG3F[B,H,W]	BREG3E[B,H,W] 00000000	BREG3D[B,H,W]	BREG3C[B,H,W]	
	00000000		00000000	00000000	
0x240	BREG43[B,H,W]	BREG42[B,H,W]	BREG41[B,H,W]	BREG40[B,H,W]	
	00000000	00000000	00000000	00000000	
0x244	BREG47[B,H,W]	BREG46[B,H,W]	BREG45[B,H,W]	BREG44[B,H,W]	
	00000000	00000000	00000000	00000000	
0x248	BREG4B[B,H,W]	BREG4A[B,H,W]	BREG49[B,H,W]	BREG48[B,H,W]	
	00000000	00000000	00000000	00000000	
0x24C	BREG4F[B,H,W]	BREG4E[B,H,W]	BREG4D[B,H,W]	BREG4C[B,H,W]	
	00000000	00000000	00000000	00000000	
0x250	BREG53[B,H,W]	BREG52[B,H,W]	BREG51[B,H,W]	BREG50[B,H,W]	
	00000000	0000000	00000000	00000000	
0x254	BREG57[B,H,W]	BREG56[B,H,W]	BREG55[B,H,W]	BREG54[B,H,W]	
	00000000	00000000	00000000	00000000	
0x258	BREG5B[B,H,W]	BREG5A[B,H,W]	BREG59[B,H,W]	BREG58[B,H,W]	
555	0000000	00000000	00000000	00000000	



Base_Address		Register		
+ Address	+3	+2	+1	+0
0x25C	BREG5F[B,H,W]	BREG5E[B,H,W]	BREG5D[B,H,W]	BREG5C[B,H,W]
0x25C	00000000	00000000	00000000	00000000
0x260	BREG63[B,H,W]	BREG62[B,H,W]	BREG61[B,H,W]	BREG60[B,H,W]
0x260	00000000	00000000	00000000	00000000
0x264	BREG67[B,H,W]	BREG66[B,H,W]	BREG65[B,H,W]	BREG64[B,H,W]
UX204	00000000	00000000	00000000	00000000
0200	BREG6B[B,H,W]	BREG6A[B,H,W]	BREG69[B,H,W]	BREG68[B,H,W]
0x268	00000000	00000000	00000000	00000000
0x26C	BREG6F[B,H,W]	BREG6E[B,H,W]	BREG6D[B,H,W]	BREG6C[B,H,W]
0x26C	00000000	00000000	00000000	00000000
0x270	BREG73[B,H,W]	BREG72[B,H,W]	BREG71[B,H,W]	BREG70[B,H,W]
0x270	00000000	00000000	00000000	00000000
0x274	BREG77[B,H,W]	BREG76[B,H,W]	BREG75[B,H,W]	BREG74[B,H,W]
0x274	00000000	00000000	00000000	00000000
0x278	BREG7B[B,H,W]	BREG7A[B,H,W]	BREG79[B,H,W]	BREG78[B,H,W]
UX276	00000000	00000000	00000000	00000000
0x27C	BREG7F[B,H,W]	BREG7E[B,H,W]	BREG7D[B,H,W]	BREG7C[B,H,W]
0x270	00000000	00000000	0000000	00000000
0x280-0xFFC	-	=	-	-

1.28.2 TYPE4-M4 Product

RTC Base_Address: 0x4003_B000

Base_Address		Reg	jister			
+ Address	+3	+2	+1	+0		
0x100	-	-	-	WTCR10[B,H,W] 00000000		
0x104	-	-	-	WTCR11[B,H,W] 00000		
0x108	-	-	-	WTCR12[B,H,W] 00000000		
0x10C	-	-	-	WTCR13[B,H,W] 00000000		
0x110	-	-	-	WTCR20[B,H,W] 000000		
0x114	-	-	-	WTCR21[B,H,W] 000		
0x118	-	-	-	*		
0x11C	-	-	-	WTSR[B,H,W] -0000000		
0x120	-	-	-	WTMIR[B,H,W] -0000000		
0x124	-	-	-	WTHR[B,H,W] 000000		



Base_Address		Register				
+ Address	+3	+2	+1	+0		
0x128	-	-	-	WTDR[B,H,W] 000000		
0x12C	-	-	-	WTDW[B,H,W] 000		
0x130	-	-	-	WTMOR[B,H,W] 00000		
0x134	-	-	-	WTYR[B,H,W] 00000000		
0x138	-	-	-	ALMIR[B,H,W] -0000000		
0x13C	-	-	-	ALHR[B,H,W] 000000		
0x140	-	-	-	ALDR[B,H,W] 000000		
0x144	-	-	-	ALMOR[B,H,W] 00000		
0x148	-	-	-	ALYR[B,H,W] 00000000		
0x14C	-	-	-	WTTR0[B,H,W] 00000000		
0x150	-	-	-	WTTR1[B,H,W] 00000000		
0x154	-	-	-	WTTR2[B,H,W] 00		
0x158	-	-	-	WTCAL0[B,H,W] 00000000		
0x15C	-	-	-	WTCAL1[B,H,W] 00		
0x160	-	-	-	WTCALEN[B,H,W] 0		
0x164	-	-	-	WTDIV[B,H,W] 0000		
0x168	-	-	-	WTDIVEN[B,H,W] 00		
0x16C	-	-	-	WTCALPRD[B,H,W] 010011		
0x170	-	-	-	WTCOSEL[B,H,W]		
0x174	-	-	-	VB_DIVCLK[B,H,W] 00000111		
0x178	-	-	-	WTOSCCNT[B,H,W]		
0x17C	-	-	-	CCS[B,H,W] 11001110		
0x180	-	-	-	CCB[B,H,W] 11001110		



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x184	-	-	-	*	
				BOOST[B,H,W]	
0x188	-	-	-	11	
				EWKUP[B,H,W]	
0x18C	-	-	-	0	
				-	
0x190	-	-	-	VDET[B,H,W]	
0.404				00	
0x194	-	-	-		
0x198	-	-	-	HIBRST[B,H,W] 0	
0x19C	-	-	-	VBPFR[B,H,W] 011100	
0x1A0	-	-	-	VBPCR[B,H,W] 0000	
0x1A4	-	-	-	VBDDR[B,H,W] 0000	
0x1A8	-	-	-	VBDIR[B,H,W] XXXX	
0x1AC	-	-	-	VBDOR[B,H,W] 1111	
0x1B0	-	-	-	VBPZR[B,H,W] 11	
0x1B4-1FF	-	-	-	-	
0000	BREG03[B,H,W]	BREG02[B,H,W]	BREG01[B,H,W]	BREG00[B,H,W]	
0x200	00000000	00000000	00000000	00000000	
0x204	BREG07[B,H,W]	BREG06[B,H,W]	BREG05[B,H,W]	BREG04[B,H,W]	
0X204	00000000	00000000	00000000	00000000	
0x208	BREG0B[B,H,W]	BREG0A[B,H,W]	BREG09[B,H,W]	BREG08[B,H,W]	
UX2U6	00000000	00000000	00000000	00000000	
0x20C	BREG0F[B,H,W]	BREG0E[B,H,W]	BREG0D[B,H,W]	BREG0C[B,H,W]	
0X20C	00000000	00000000	00000000	0000000	
0v210	BREG13[B,H,W]	BREG12[B,H,W]	BREG11[B,H,W]	BREG10[B,H,W]	
0x210	00000000	00000000	00000000	00000000	
0v214	BREG17[B,H,W]	BREG16[B,H,W]	BREG15[B,H,W]	BREG14[B,H,W]	
0x214	00000000	00000000	00000000	00000000	
0x218	BREG1B[B,H,W]	BREG1A[B,H,W]	BREG19[B,H,W]	BREG18[B,H,W]	
UXZ 10	00000000	00000000	00000000	00000000	
0x21C	BREG1F[B,H,W]	BREG1E[B,H,W]	BREG1D[B,H,W]	BREG1C[B,H,W]	
UXZ IC	00000000	00000000	00000000	00000000	
0,220	BREG23[B,H,W]	BREG22[B,H,W]	BREG21[B,H,W]	BREG20[B,H,W]	
0x220	00000000	00000000	00000000	00000000	
0.004	BREG27[B,H,W]	BREG26[B,H,W]	BREG25[B,H,W]	BREG24[B,H,W]	
0x224	00000000	00000000	0000000	00000000	
0.422	BREG2B[B,H,W]	BREG2A[B,H,W]	BREG29[B,H,W]	BREG28[B,H,W]	
0x228	00000000	00000000	00000000	00000000	

A. Register Map



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0.000	BREG2F[B,H,W]	BREG2E[B,H,W]	BREG2D[B,H,W]	BREG2C[B,H,W]	
0x22C	00000000	00000000	00000000	00000000	
	BREG33[B,H,W]	BREG32[B,H,W]	BREG31[B,H,W]	BREG30[B,H,W]	
0x230	0000000	00000000	00000000	0000000	
0.004	BREG37[B,H,W]	BREG36[B,H,W]	BREG35[B,H,W]	BREG34[B,H,W]	
0x234	0000000	00000000	00000000	00000000	
	BREG3B[B,H,W]	BREG3A[B,H,W]	BREG39[B,H,W]	BREG38[B,H,W]	
0x238	0000000	00000000	00000000	00000000	
	BREG3F[B,H,W]	BREG3E[B,H,W]	BREG3D[B,H,W]	BREG3C[B,H,W]	
0x23C	0000000	00000000	00000000	00000000	
0.040	BREG43[B,H,W]	BREG42[B,H,W]	BREG41[B,H,W]	BREG40[B,H,W]	
0x240	0000000	00000000	00000000	00000000	
	BREG47[B,H,W]	BREG46[B,H,W]	BREG45[B,H,W]	BREG44[B,H,W]	
0x244	0000000	00000000	00000000	00000000	
0.040	BREG4B[B,H,W]	BREG4A[B,H,W]	BREG49[B,H,W]	BREG48[B,H,W]	
0x248	0000000	00000000	00000000	00000000	
0.010	BREG4F[B,H,W]	BREG4E[B,H,W]	BREG4D[B,H,W]	BREG4C[B,H,W]	
0x24C	0000000	00000000	00000000	00000000	
0.050	BREG53[B,H,W]	BREG52[B,H,W]	BREG51[B,H,W]	BREG50[B,H,W]	
0x250	00000000	00000000	00000000	00000000	
0.054	BREG57[B,H,W]	BREG56[B,H,W]	BREG55[B,H,W]	BREG54[B,H,W]	
0x254	0000000	00000000	00000000	00000000	
0.050	BREG5B[B,H,W]	BREG5A[B,H,W]	BREG59[B,H,W]	BREG58[B,H,W]	
0x258	0000000	00000000	00000000	00000000	
0050	BREG5F[B,H,W]	BREG5E[B,H,W]	BREG5D[B,H,W]	BREG5C[B,H,W]	
0x25C	00000000	00000000	00000000	00000000	
0000	BREG63[B,H,W]	BREG62[B,H,W]	BREG61[B,H,W]	BREG60[B,H,W]	
0x260	00000000	00000000	00000000	00000000	
0004	BREG67[B,H,W]	BREG66[B,H,W]	BREG65[B,H,W]	BREG64[B,H,W]	
0x264	00000000	00000000	00000000	00000000	
0,269	BREG6B[B,H,W]	BREG6A[B,H,W]	BREG69[B,H,W]	BREG68[B,H,W]	
0x268	00000000	00000000	00000000	00000000	
0,260	BREG6F[B,H,W]	BREG6E[B,H,W]	BREG6D[B,H,W]	BREG6C[B,H,W]	
0x26C	00000000	00000000	00000000	00000000	
0v270	BREG73[B,H,W]	BREG72[B,H,W]	BREG71[B,H,W]	BREG70[B,H,W]	
0x270	00000000	00000000	00000000	00000000	
0v274	BREG77[B,H,W]	BREG76[B,H,W]	BREG75[B,H,W]	BREG74[B,H,W]	
0x274	00000000	00000000	00000000	00000000	
0070	BREG7B[B,H,W]	BREG7A[B,H,W]	BREG79[B,H,W]	BREG78[B,H,W]	
0x278	00000000	00000000	00000000	00000000	
0,070	BREG7F[B,H,W]	BREG7E[B,H,W]	BREG7D[B,H,W]	BREG7C[B,H,W]	
0x27C	00000000	0000000	00000000	00000000	
0x280-0xFFC	-	-	-	-	



1.28.3 TYPE5-M4 Product

RTC Base_Address: 0x4003_B000

Base_Address	Register					
+ Address	+3	+2	+1	+0		
0x000	WTCR1 [B,H,W]					
0,000		00000000 0000000000000 -00000-0				
0x004			2[B,H,W]			
0,004			0000			
0x008			[B,H,W]			
one e c		00000000 0	0000000 00000000	T		
0x00C	WTDR[B,H,W]	WTHR[B,H,W]	WTMIR[B,H,W]	WTSR[B,H,W]		
0,000	000000	000000	-0000000	-0000000		
0x010		WTYR[B,H,W]	WTMOR[B,H,W]	WTDW[B,H,W]		
00010	-	00000000	00000	000		
0x014	ALDR[B,H,W]	ALHR[B,H,W]	ALMIR[B,H,W]			
0x014	000000	000000	-0000000	-		
0x018		ALYR[B,H,W]	ALMOR[B,H,W]			
0.010	-	00000000	00000	-		
0x01C		WTTR	[B,H,W]			
0.010	00 00000000 00000000					
0x020			WTCLKM[B,H,W]	WTCLKS[B,H,W]		
0x020	-	-	00	0		
0x024		WTCALEN[B,H,W]	WTCAL[B,H,W]			
UXU24	-	0	00 0	0000000		
0x028			WTDIVEN[B,H,W]	WTDIV[B,H,W]		
0x026	-	-	00	0000		
0x02C				WTCALPRD[B,H,W],		
UXUZC	<u>-</u>	-	-	010011		
0x030			_	WTCOSEL[B,H,W],		
0,000		-	_	0		
0x034-0x0FF	-	-	-	-		



1.29 Low-speed CR Prescaler

Low-speed CR Prescaler Base_Address : 0x4003_C000

Base_Address		Register			
+ Address	+3	+2	+1	+0	
0x000	-	-	-	LCR_PRSLD[B,H,W], 000000	
0x004 – 0x0FC	-	-	-	-	



1.30 Peripheral Clock Gating 1.30.1 TYPE1-M1, TYPE2-M4 Products

Peripheral Clock Gating Base_Address : 0x4003_C100

Base_Address		Reg	ister				
+ Address	+3	+2	+1	+0			
0.000		CKEN0[B,H,W]					
0x000		1-1-11111 1	1111111 11111111				
0.004		MRSTO)[B,H,W]				
0x004		0-00000 00	0000000 00000000				
0x008 – 0x00F	-	-	-	-			
2.242		CKEN1	[B,H,W]				
0x010		11111111					
0.044	MRST1[B,H,W]						
0x014		0000 -	00000000				
0x018 – 0x01F	-	-	-	-			
		CKEN2	2[B,H,W]				
0::000			0**00				
0x020		Products with CAN : *="1"					
		Products without CAN : *="0"					
0,024	_	MRST2[B,H,W]					
0x024			00000				
0x028 - 0x67C	=	-	=	-			

1.30.2 TYPE3-M4, TYPE4-M4 Products

Peripheral Clock Gating Base_Address : 0x4003_C100

Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x000		CKEN0[B,H,W]					
00000		1-1-11111 1	1111111 11111111				
0,,004		MRST0	[B,H,W]				
0x004		0-00000 00	0000000 00000000				
0x008 – 0x00F	=	-	-	-			
0x010		CKEN1	[B,H,W]				
00010		11111111					
0.014	MRST1[B,H,W]						
0x014		0000 -	00000000				
0x018 – 0x01F	=	-	=	-			
		CKEN2[B,H,W]					
0x020		011100)0 -***00				
0.020		Products v	with : *="1"				
		Products without CAN : *="0"					
0x024		MRST2	[B,H,W]				
0x024		000000	0 -00000				
0x028 - 0x67C	=	-	=	-			



1.30.3 TYPE5-M4, TYPE6-M4 Products

Peripheral Clock Gating Base_Address : 0x4003_C100

Base_Address		Reg	ister			
+ Address	+3	+2	+1	+0		
0.000	CKEN0[B,H,W]					
0x000	1-1-11111 11111111 11111111					
0:-004		MRST0	[B,H,W]			
0x004		0-00000 00	000000 00000000			
0x008 – 0x00F	-	-	-	-		
0::010		CKEN1	[B,H,W]	•		
0x010		11111111				
0044	MRST1[B,H,W]					
0x014		00000000				
0x018 – 0x01F	-	-	-	-		
		CKEN2[B,H,W]				
0x020		011100 11110 -***00				
0x020		Products v	vith : *="1"			
		Products without CAN: *="0"				
0::004		MRST2[B,H,W]				
0x024		0000-00 (0000 -00000			
0x028 - 0x67C	-	-	-	-		



1.31 Smart Card Interface

Smart Card Interface ch.0 Base_Address : 0x4003_C900
Smart Card Interface ch.1 Base_Address : 0x4003_C980

Base_Address Register					
+ Address	+3	+2	+1 +0		
0,400			GLOBALCON	NTROL1[H,W]	
0x00	-	-	-0001000	00000000	
0x04			STATU	IS[H,W]	
0x04	-	-	000000	0000001	
80x0			PORTCON	TROL[H,W]	
0,000	-	-	000000	00-0-0	
0x0C	_	_	DATA	.[H,W]	
0,000	-	_	0 0	0000000	
0x10	_	_	CARDCLO	OCK [H,W]	
OXTO			00000000	00101000	
0x14	_	_		ATE[H,W]	
0,114			0000001	01110100	
0x18	_	_	GUARDTI	MER[H,W]	
0.710			0	0000000	
0x1C	<u>-</u>	_	IDLETIMER[H,W]		
0.7.0			00000000 00000000		
0x20	<u>-</u>	_	GLOBALCONTROL2[H,W]		
0,120				1-00	
0x24	-	-	DATA_F	IFO[H,W]	
57. <u> </u>			0 0	0000000	
0x28	-	-	_	_READ[H,W]	
				00000000	
0x2C	-	-	FIFO_LEVEL	_WRITE[H,W]	
				00000000	
0x30	-	-	_	DDE[H,W]	
				00000	
0x34	<u>-</u>	-		ISB_WRITE[H,W]	
				0	
0x38	<u>-</u>	_		ISB_ READ[H,W]	
				0	
0x3C	-	-	-	-	
0x40	-	-	_	TUS[H,W]	
				000000	
0x44- 0x7C	-	-	-	-	



1.32 MFSI2S

MFSI2S ch.A Base_Address : 0x4003_CA00

Base_Address		Register			
+ Address	+3	+2	+1	+0	
0x00			CNTLREG[B, H,W]		
UXUU	-	0-0 -0000-01		-0000-01	
0.04			I2SCLK[B, H,W] 00 00000000		
0x04	-	-			
0,409			I2SST[B,H,W]	I2SRST[B,H,W]	
0x08 -	-	00	00000000		
0x0C- 0xFC	-	-	-	-	

Note:

- In TYPE5-M4 product, MFSI2S ch.A applies to MFS ch.1.



1.33 I2S Prescaler

1.33.1 TYPE1-M4, TYPE2-M4, TYPE3-M4 Products

I2S_Prescaler Base_Address: 0x4003_D000

Register						
+3	+2	+1	+0			
	ICCR	R[B,H,W]				
	00					
	IPCR	1[B,H,W]				
		0				
	IPCR:	2[B,H,W]				
		000				
	IPCR:	3[B,H,W]				
IPCR4[B,H,W]						
0x0100011111						
	IP_ST	R[B,H,W]				
		0				
	IPINT_E	NR[B,H,W]				
		0				
	IPINT_C	CLR[B,H,W]				
		0				
	IPINT_S	STR[B,H,W]				
		0				
	IPCR5[B,H,W]					
0x0240011000						
_	_	_				
	+3	+3 +2 ICCR IPCR IPCR IPCR IPCR IPCR IPCR IPCR IPINT_C IPINT_C IPINT_S IPINT_S IPCR	+3 +2 +1 ICCR[B,H,W]00 IPCR1[B,H,W]000 IPCR2[B,H,W]000 IPCR3[B,H,W]00001 IPCR4[B,H,W]0011111 IP_STR[B,H,W]0 IPINT_ENR[B,H,W]0 IPINT_CLR[B,H,W]0 IPINT_STR[B,H,W]0 IPINT_STR[B,H,W]0 IPINT_STR[B,H,W]0 IPINT_STR[B,H,W]0 IPINT_STR[B,H,W]			



1.33.2 TYPE4-M4 Product

I2S_Prescaler Base_Address : 0x4003_D000

Base_Address		Register						
+ Address	+3	+3 +2 +1 +0						
0x000		ICCR[B,H,W]						
0x004			[B,H,W] 0					
0x008		IPCR2	[B,H,W]					
0.000			000					
0x00C		IPCR3	[B,H,W]					
0,000			00001					
0x010		IPCR4	[B,H,W]					
0.010								
0x014		IP_STR	R[B,H,W]					
0.014		0						
0x018		IPINT_ENR[B,H,W]						
0.010		0						
0x01C		IPINT_CL	_R[B,H,W]					
UXUTC		0						
0x020		IPINT_S1	TR[B,H,W]					
0x020		0						
0024		IPCR5	[B,H,W]					
0x024		0011000						
0x028 - 0x02C	-	-	-	-				
0x030		ICCR_1[B,H,W]						
UXUSU		000						
0x034		_	1[B,H,W]					
0.0004			0000000					
0x038 - 0xFFC	-	-	-	-				



1.34 GDC_Prescaler

GDC_Prescaler Base_Address : 0x4003_D100

Base_Address	Register							
+ Address	+3	+3 +2 +1 +0						
0x000		GCCR[B,H,W] 0						
0x004			11[B,H,W] 00					
0x008			:2[B,H,W] 000					
0x00C			3 [B,H,W] 					
0x010		GPCR4 [B,H,W] 						
0x014		GP_STR[B,H,W] 0						
0x018		GPINT_ENR[B,H,W] 0						
0x01C		GPINT_CLR[B,H,W] 0						
0x020		_	STR[B,H,W] 0					
0x024	-	-	-	-				
0x028		GCSR[B,H,W] 00						
0x02C		GRCR[B,H,W] 0						
0x030			R[B,H,W] 0					
0x034- 0xFFC	-	-	-	-				

Note:

- For the register details of GDC, refer to the Chapter:GDC.



1.35 EXT-Bus I/F 1.35.1 TYPE1-M4 Product

EXT-Bus I/F Base_Address : 0x4003_F000

Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0,000	MODE0[W]						
0x0000	000-00 00000000						
0x0004		MOD	E1[W]				
0,0004		(000-00 00000000				
0x0008		MOD	E2[W]				
0,0000		(000-00 00000000				
0x000C			DE3[W]				
олосос			000-00 00000000				
0x0010			E4[W]				
		(000-00 00000001				
0x0014			0E5[W]				
		000-00 00000000					
0x0018	MODE6[W]						
	000-00 00000000						
0x001C		MODE7[W]					
	000-00 00000000						
0x0020	TIMO[W]						
	00000101 01011111 11110000 00001111						
0x0024			11[W]				
		00000101 01011111 11110000 00001111 TIM2[W]					
0x0028							
		00000101 01011111 11110000 00001111 TIM3[W]					
0x002C			1 11110000 00001111				
			14[W]				
0x0030			1 11110000 00001111				
		TIM	15[W]				
0x0034	00000101 01011111 11110000 00001111						
			16[W]				
0x0038			1 11110000 00001111				
2 2222		TIM	17[W]				
0x003C			1 11110000 00001111				



Base_Address	Register				
+ Address	+3	+2	+1	+0	
00040		AREA	40[W]		
0x0040	0001111 00000000				
0.0044	AREA1[W]				
0x0044		0001111	00010000		
0x0048		AREA	42[W]		
0x0046		0001111	00100000		
0x004C		AREA	43[W]		
0,0040		0001111	00110000		
0x0050		AREA	44[W]		
0,0000		0001111	01000000		
0x0054		AREA	45[W]		
0,0001		0001111	01010000		
0x0058			46[W]		
		0001111			
0x005C			47[W]		
0x0060			10[W]		
			-0100 01011111		
0x0064			11[W]		
	0100 01011111				
0x0068	ATIM2[W]				
	0100 01011111				
0x006C	ATIM3[W]				
	0100 01011111				
0x0070		ATIM			
			-0100 01011111		
0x0074		ATIM			
			-0100 01011111		
0x0078			16[W] -0100 01011111		
0x007C		ATIM	0100 01011111		
0x0080 -			0.00001011111		
0x0080 - 0x00FC	-	-	-	-	
		SDMO	DDE[W]	l	
0x0100			01001100-000		
			IM[W]		
0x0104			0000000000110011		
			WN[W]		
0x0108	0000000 00000000				
0.0405			M[W]		
0x010C			00010001 010001		
0.0440			MD[W]		
0x0110			0000000 00000000		
0x0114 -					
0x01FC	-	-	-	-	





Base_Address		Register					
+ Address	+3	+ 2	+1	+ 0			
0x0200		MEMCERR[W]					
0x0204 –			0000 				
	-	-	-	-			
0x02FC							
0x0300			CLKR[W]				
			01111				
0x0304			EST				
		0					
0x0308		WEAD					
020300		00000000 00000000 000000000 00000000					
0,0300		ES	SCLR[W]				
0x030C		1					
0.0040		AN	MODE[W]				
0x0310			1				
0x031C -							
0x0EFC	-	-	-	-			
0x0F00 -	*	* * * *					
0x0F14	•	Î	Î	Î			
0x0F18 –							
0x0FFC	-	-	-	-			



1.35.2 TYPE3-M4, TYPE4-M4, TYPE5-M4, TYPE6-M4 Products

EXT-Bus I/F Base_Address : 0x4003_F000

Base_Address	Register					
+ Address	+3 +2 +1 +0					
0x0000	MODE0[W]					
000000		C	000-00 00000000			
0x0004		MOD	E1[W]			
0,0004		C	000-00 00000000			
0x0008		MOD	E2[W]			
SACCOC .		C	000-00 00000000			
0x000C			E3[W]			
			000-00 00000000			
0x0010			E4[W]			
			000-00 00000001			
0x0014			E5[W]			
	000-00 00000000					
0x0018	MODE6[W]					
0x001C		MODE7[W] 000-00 00000000				
0x0020	TIM0[W]					
		00000101 01011111 11110000 00001111				
0x0024	TIM1[W] 00000101 01011111 11110000 00001111					
	TIM2[W]					
0x0028	00000101 01011111 11110000 00001111					
		TIM	[3[W]			
0x002C			11110000 00001111			
0,,000		TIM	4[W]			
0x0030		00000101 01011111	11110000 00001111			
0x0034		TIM	5[W]			
030034		00000101 01011111 11110000 00001111				
0x0038		TIM	[6[W]			
0.0000		00000101 01011111	11110000 00001111			
0x003C		TIM	7[W]			
3,000		00000101 01011111 11110000 00001111				



Base_Address		Reg	ister			
+ Address	+3	+2	+1	+0		
0x0040			A0[W]			
	0001111 00000000					
0x0044	AREA1[W] 0001111 00010000					
		AREA				
0x0048		0001111				
0,0040		AREA				
0x004C		0001111	00110000			
0x0050		AREA	44[W]			
0,0000		0001111	01000000			
0x0054		AREA				
0x0058		AREA	• •			
		0001111				
0x005C		ARE/ 				
		ATIM				
0x0060						
0x0064	0100 01011111					
0.0000	ATIM2[W]					
0x0068	0100 01011111					
0x006C	ATIM3[W]					
000000	0100 01011111					
0x0070		ATIM				
0x0074		ATIM				
		0100 01011111				
0x0078	ATIM6[W] 0100 01011111					
		ATIM				
0x007C						
0x0080 -						
0x00FC	-	-	-	-		
0x0100		SDMO				
0.00100			01001100-000			
0x0104			IM[W]			
	0 00000000 000000000110011					
0x0108	PWRDWN[W]					
			00000 00000000			
0x010C	SDTIM[W] 000 01000010 00010001 010001					
			MD[W]			
0x0110		0				
0x0114 -						
0x01FC	-	-	-	-		



Base_Address		Register					
+ Address	+3	+ 2	+1	+ 0			
0x0200			CERR[W]				
0x0204 -	-	_	_	_			
0x02FC							
0x0300			LKR[W]				
			01111				
0x0304			EST				
0,0004		0					
0x0308							
0.0000		00000000 00000000 000000000 00000000					
0,0300		ES	CLR[W]				
0x030C			1				
00240		AM	ODE[W]				
0x0310			1				
0x031C -							
0x0EFC	-	-	-	-			
0x0F00 -	*	*	*	*			
0x0F14							
0x0F18 –							
0x0FFC	-	_	_				



1.36 USB

USB ch.0 Base_Address : 0x4004_0000
USB ch.1 Base_Address : 0x4005_0000

Base_Address			Register	
+ Address	+3	+2	+1	+0
0x2100			HCNT1[B,H,W]	HCNT0[B,H,W]
0X2 100	-	-	001	00000000
0x2104			HERR[B,H,W]	HIRQ[B,H,W]
0.004	<u>-</u>	-	00000011	0-000000
0x2108	_	_	HFCOMP[B,H,W]	HSTATE[B,H,W]
0.00		-	00000000	010010
0x210C	_	_	HRTIMER(1/0)[B,H,W]
0,2100				00000000
0x2110	_	_	HADR[B,H,W]	HRTIMER(2)[B,H,W]
0,2110		-	-0000000	00
0x2114		_	HEOF(1/	0)[B,H,W]
0.002 1114	<u>-</u>	-	000000	00000000
0x2118		-	HFRAME(1/0)[B,H,W]
082110	<u>-</u>	-	000 (0000000
0.0440				HTOKEN[B,H,W]
0x211C	-	-	-	00000000
			UDCC[B,H,W]	
0x2120	-	-	10100-00	
			EP0C[H,W]	
0x2124	-	-	01000000	
				[H,W]
0x2128	=	=		00000000
				[H,W]
0x212C	=	=		-1000000
				C[H,W]
0x2130	-	-		-1000000
2 2424			EP4C	C[H,W]
0x2134	-	-	0110000-	-1000000
0.0400				[H,W]
0x2138	-	-		-1000000
0.0400			TMSF	P[H,W]
0x213C	-	-	000 (0000000
			UDCIE[B,H,W]	UDCS[B,H,W]
0x2140	-	-	000000	000000
				[H,W]
0x2144	-	-		
				S[H,W]
0x2148	-	-		XXXXXXX
0x214C	-	-		[H,W]
			100-000X X	XXXXXXX



Base_Address		Register		
+ Address	+3	+2	+1	+0
0x2150			EP2S	[H,W]
UX2 150	-	-	100-000	XXXXXX
0x2154			EP3S	[H,W]
UX2154	-	-	100-000	XXXXXX
0x2158			EP4S	[H,W]
0.000	-	-	100-000	XXXXXX
0x215C			EP5S	[H,W]
0X215C	-	-	100-000XXXXXXX	
0x2160	-	-	EP0DTH[B,H,W]	EP0DTL[B,H,W]
			XXXXXXXX	XXXXXXXX
0v2164			EP1DTH[B,H,W]	EP1DTL[B,H,W]
UX2 104		-	XXXXXXXX	XXXXXXXX
0x2168			EP2DTH[B,H,W]	EP2DTL[B,H,W]
0.00		-	XXXXXXXX	XXXXXXXX
0x216C			EP3DTH[B,H,W]	EP3DTL[B,H,W]
0X2 16C	-	-	XXXXXXXX	XXXXXXXX
0v2470			EP4DTH[B,H,W]	EP4DTL[B,H,W]
0x2170	-	<u>-</u>	XXXXXXXX	XXXXXXXX
0x2174 -			EP5DTH[B,H,W]	EP5DTL[B,H,W]
	-	-	XXXXXXXX	XXXXXXXX
0x2178 -				
0x217C	-	-	-	-



1.37 DMAC

DMAC Base_Address : 0x4006_0000

Base_Address		R	egister			
+ Address	+3	+2	+1	+0		
0x0000		DMA	CR[B,H,W]			
UXUUUU	00-00000					
0x0010	DMACA0[B,H,W]					
one is			0 00000000 00000000			
0x0014			CB0[B,H,W]			
			000 000000000			
0x0018			SA0[B,H,W]			
			00 00000000 00000000			
0x001C			DA0[B,H,W]			
			00 00000000 00000000			
0x0020			CA1[B,H,W]			
			0 00000000 00000000			
0x0024			CB1[B,H,W]			
			000 000000000			
0x0028			SA1[B,H,W]			
			00 00000000 00000000			
0x002C	DMACDA1[B,H,W]					
	00000000 00000000 00000000 00000000 DMACA2[B,H,W]					
0x0030			0 00000000 00000000			
0x0034	DMACB2[B,H,W] 000000 00000000 000000000					
	000000 00000000 000000000 DMACSA2[B,H,W]					
0x0038			00 00000000 00000000			
			DA2[B,H,W]			
0x003C						
	00000000 00000000 000000000 DMACA3[B,H,W]					
0x0040	00000000 00000 00000000 00000000					
		DMACB3[B,H,W]				
0x0044	000000 00000000 000000000					
00040	DMACSA3[B,H,W]					
0x0048		0000000 0000000	00 00000000 00000000			
0::0040		DMAC	DA3[B,H,W]			
0x004C		0000000 0000000	00 00000000 00000000			
0x0050		DMAC	CA4[B,H,W]			
020050	00000000 00000 00000000 00000000					
0x0054	DMACB4[B,H,W]					
030004		000000 000000	000 000000000			
0x0058		DMAC	SA4[B,H,W]			
0,0000		0000000 0000000	00 0000000 00000000			
0x005C			DA4[B,H,W]			
0.0000		0000000 0000000	00 00000000 00000000			
0x0060			CA5[B,H,W]			
00000000 00000 00000000 00000000						



Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x0064		DMACB5[B,H,W]					
0x0064		000000 000000	000 000000000				
0x0068		DMACS	SA5[B,H,W]				
000000		00000000 00000000	00000000 00000000				
0x006C		DMACE	DA5[B,H,W]				
UXUUOC		00000000 00000000	00000000 00000000				
0x0070		DMAC	A6[B,H,W]				
0x0070		00000000 00000	00000000 00000000				
0,0074		DMACB6[B,H,W]					
0x0074		000000 00000000 000000000					
0x0078	DMACSA6[B,H,W]						
UXUU78		00000000 00000000 00000000 00000000					
0x007C		DMACE	DA6[B,H,W]				
0x007C		00000000 00000000	00000000 00000000				
0x0080		DMAC	A7[B,H,W]				
080080		00000000 00000	00000000 00000000				
0x0084		DMAC	B7[B,H,W]				
0x0064		000000 000000000 000000000					
00000		DMACS	SA7[B,H,W]				
0x0088		00000000 00000000 00000000					
0x008C		DMACE	DA7[B,H,W]				
UXUU8C		00000000 00000000 000000000 000000000					
0x0090 -							
0x00FC	-	-	-	-			



1.38 DSTC

DSTC Base_Address: 0x4006_1000

Base_Address		Re	gister		
+ Address	+3	+2	+1	+0	
0x0000			P[B,H,W]		
	00000000 00000000 00000000				
0x0004	HWDESP[B,H,W] 00XXXXXX XXXXXX00 00000000 00000000				
	CI	VTR[H]		CMD[B]	
0x0008		00 00000000	CFG[B] 01000000	0000001	
	000000		RS[B,H,W]	0000001	
0x000C			0 XXXXXXXX XXX00000		
0.0010			[31:0] [B,H,W]		
0x0010		00000000 00000000	00000000 00000000		
0v0014		DREQENB	[63:32] [B,H,W]		
0x0014		00000000 00000000	00000000 00000000		
0x0018		-	95:64] [B,H,W]		
5,0010			00000000 00000000		
0x001C			27:96] [B,H,W]		
			00000000 00000000		
0x0020	DREQENB[159:128] [B,H,W]				
	00000000 00000000 00000000 DREQENB[191:160] [B,H,W] 00000000 00000000 00000000 00000000				
0x0024					
0x0028	DREQENB[223:192] [B,H,W] 00000000 00000000 000000000				
	DREQENB[255:224] [B,H,W] 00000000 00000000 000000000				
0x002C					
			1:0] [B,H,W]		
0x0030		_	00000000 00000000		
0v0024		HWINT[63	3:32] [B,H,W]		
0x0034		00000000 00000000	00000000 00000000		
0x0038		_	5:64] [B,H,W]		
3,0000			00000000 00000000		
0x003C		_	7:96] [B,H,W]		
			00000000 00000000		
0x0040		-	0:128] [B,H,W]		
			00000000 00000000		
0x0044		-	:160] [B,H,W]		
			0 00000000 00000000 3:192] [B,H,W]		
0x0048					
	00000000 00000000 00000000 HWINT[255:224] [B,H,W]				
0x004C		_	0 0000000 00000000		
			[31:0] [B,H,W]		
0x0050			0 00000000 00000000		
0,0054		HWINTCLR	63:32] [B,H,W]		
0x0054		0000000 0000000	00000000 00000000		



Base_Address		Reg	ster		
+ Address	+3	+2	+1	+0	
0x0058		HWINTCLR[9	5:64] [B,H,W]		
0x0036	00000000 00000000 00000000				
00050	HWINTCLR[127:96] [B,H,W]				
0x005C	00000000 000000000 000000000				
0.000		HWINTCLR[15	9:128] [B,H,W]		
0x060		00000000 00000000	00000000 00000000		
		HWINTCLR[19	1:160] [B,H,W]		
0x064		00000000 00000000	00000000 00000000		
		HWINTCLR[22	3:192] [B,H,W]		
0x068		00000000 00000000			
		HWINTCLR[25	5:2241 [B.H.W]		
0x06C		00000000 00000000			
		DQMSK[31			
0x070		00000000 000000000			
		DQMSK[63:			
0x074		00000000 000000000			
		DQMSK[95]			
0x078					
	00000000 00000000 000000000 DOMOK/127-001/P LLW/I				
0x07C	DQMSK[127:96] [B,H,W]				
	00000000 00000000 00000000 00000000				
0x080	DQMSK[159:128] [B,H,W]				
	00000000 00000000 000000000 DOMCKIOO4.4COLID LLIAN				
0x084	DQMSK[191:160] [B,H,W]				
	00000000 00000000 000000000				
0x088	DQMSK[223:192] [B,H,W]				
	00000000 00000000 00000000				
0x08C	DQMSK[255:224] [B,H,W]				
		00000000 00000000			
0x090	DQMSKCLR[31:0] [B,H,W]				
		00000000 00000000	00000000 00000000		
0x094	DQMSKCLR[63:32] [B,H,W]				
onee .	00000000 00000000 00000000				
0x098		DQMSKCLR[9	5:64] [B,H,W]		
0,000		00000000 00000000	00000000 00000000		
0x09C		DQMSKCLR[1	27:96] [B,H,W]		
0.090		00000000 00000000	00000000 00000000		
0x0A0		DQMSKCLR[18	9:128] [B,H,W]		
UXUAU		00000000 00000000	00000000 00000000		
0,004		DQMSKCLR[19	1:160] [B,H,W]		
0x0A4		00000000 00000000			
0.040		DQMSKCLR[22			
0x0A8		00000000 00000000			
		DQMSKCLR[25			
0x0AC		00000000 000000000			
0x00B0 -					
5,0050	-	-	-	-	



1.39 CAN

CAN ch.0 Base_Address : 0x4006_2000
CAN ch.1 Base_Address : 0x4006_3000

Base_Address	Register				
+ Address	+3 +2		+1	+0	
0x0000	STATE	R[B,H,W]	CTRLR[B,H,W]		
0,0000	(0000000	000-0001		
0x0004	BTR[B,H,W]	ERRCNT[B,H,W]		
0,000	-0100011	00000001	00000000 00000000		
0x0008	TESTF	R[B,H,W]	INTR[B	,H,W]	
0,0000)	X00000	00000000	0000000	
0x000C	_	_	BRPER[-	
0.0000				0000	
0x0010	IF1CMS	K[B,H,W]	IF1CREQ	[B,H,W]	
0,0010	(0000000	0 00	000001	
0x0014	IF1MSk	[2[B,H,W]	IF1MSK1	[B,H,W]	
0.0014	11-11111 11111111		11111111 1	11111111	
0x0018	IF1ARB	2[B,H,W]	IF1ARB1	[B,H,W]	
0,0010	00000000	00000000	00000000 (0000000	
0x001C	_		IF1MCTR	[B,H,W]	
0,0010			00000000	00000	
0x0020	IF1DTA2[B,H,W]		IF1DTA1[B,H,W]		
0x0020	00000000 00000000		00000000 00000000		
IF1DTB2[B,H,W]		2[B,H,W]	IF1DTB1[B,H,W]		
0x0024	00000000 00000000		00000000	0000000	
0x0028 -					
0x002F	-	-	-	-	
00000	IF1DTA	.1[B,H,W]	IF1DTA2	[B,H,W]	
0x0030	00000000	00000000	00000000 00000000		
0,,0024	IF1DTB	1[B,H,W]	IF1DTB2[B,H,W]		
0x0034	00000000	00000000	00000000 00000000		
0x0038 -					
0x003C	=	-	-	=	
0.0040	IF2CMS	K[B,H,W]	IF2CREQ	[B,H,W]	
0x0040	(0000000	0 00000001		
0,0044	IF2MSk	[2[B,H,W]	IF2MSK1[B,H,W]		
0x0044	11-11111	11111111	1111111 1111111		
0,0048	IF2ARE	2[B,H,W]	IF2ARB1	[B,H,W]	
0x0048	00000000	00000000	00000000	0000000	
0×0040			IF2MCTR	[B,H,W]	
0x004C	<u>-</u>	-	00000000 00000		
0,,0050	IF2DTA	2[B,H,W]	IF2DTA1	[B,H,W]	
0x0050		00000000	00000000	-	
0,0054	IF2DTB	2[B,H,W]	IF2DTB1	[B,H,W]	
0x0054		00000000	00000000	0000000	
0x0058 -					
0x005C	=	-	-	=	



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x0060	IF2DTA1[B,H,W]		IF2DTA2[E	IF2DTA2[B,H,W]	
000000	00000000 00000000		00000000 00	0000000	
0.0004	IF2DTB	1[B,H,W]	IF2DTB2[E	3,H,W]	
0x0064	00000000	0000000	00000000 00	0000000	
0x0068 -					
0x007C	-	-	-	-	
0x0080	TREQR2[B,H,W]		TREQR1[E	3,H,W]	
0x0060	00000000 00000000		00000000 00	0000000	
0x0084 -					
0x008F	-	-	-	-	
0.0000	NEWDT	2[B,H,W]	NEWDT1[B,H,W]		
0x0090	00000000	00000000	00000000 00000000		
0x0094 -					
0x009F	-	-	-	-	
0x00A0	INTPND	2[B,H,W]	INTPND1[i	3,H,W]	
UAUUXU	00000000	0000000	00000000 00000000		
0x00A4 -					
0x00AF	<u>-</u>	-		<u>-</u>	
0x00B0	MSGVAL	.2[B,H,W]	MSGVAL1[B,H,W]		
UXUUDU	00000000	0000000	00000000 00	0000000	
0x00B4 -					
0x0FFC	-	-	-	-	



1.40 Ethernet-MAC

Ethernet-MAC Base_Address : 0x4006_4000

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x0000 – 0x1FFC	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx

Note:

For the register details of Ethernet-MAC block, refer to the "Ethernet part".

1.41 Ethernet-Control

Ethernet-Control Base_Address: 0x4006_6000

Base_Address Register				
+ Address	+3	+2	+1	+0
0x000 - 0xFFC	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX

Note:

For the register details of Ethernet-Control block, refer to the Ethernet part.



1.42 I2S

I2S ch.0 Base_Address: 0x4006_C000

I2S ch.1 Base_Address: 0x4006_C800

Base_Address	Register					
+ Address	+3	+2	+1	+0		
0000	RXFDAT[B,H,W]					
0x000	00000000 00000000 00000000					
0004	TXFDAT[B,H,W]					
0x004	00000000 000000000 000000000					
0x008		CNTF	REG[B,H,W]			
00000	00000000 00000000 00000000 00000000					
0x00C		MCR0	REG[B,H,W]			
UXUUC	-0000000 00000000 -0000000 00000000					
0x010	MCR1REG[B,H,W]					
00010	00000000 00000000 00000000 00000000					
0x014	MCR2REG[B,H,W]					
0.014	00000000 00000000 00000000 00000000					
0x018	OPRREG[B,H,W]					
00016	00					
0x01C	SRST[B,H,W]					
0.010	0					
0x020	INTCNT[B,H,W]					
0x020	-11111111111110000000000					
0x024	STATUS[B,H,W]					
0x024	000000000000 00000000 00000000					
0x028	DMAACT[B,H,W]					
0x026	00					
0x02C	TSTREG[B,H,W]					
0.020	0					
0x030 - 0xFFC						

1.43 SD-Card

SD-Card Base_Address : 0x4006_E000

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x000 – 0xFFC	xxxxxxx	xxxxxxx	xxxxxxx	XXXXXXXX

Note:

For the register details of SD-Card block, refer to the Chapter SD Card Interface.



1.44 CAN FD

CAN FD Base_Address : 0x4007_0000

Base_Address	Register						
+ Address	+3 +2 +1 +0						
0x000		CREL[B,H,W]				
0,000	00110000 00010011 00000101 0000110						
0x004	ENDN[B,H,W]						
0,004	10000111 01100101 01000011 00100001						
0x008	-						
0x00C		FBTP[B,H,W]					
	00000 0000001010 -01111						
0x010		-	B,H,W]				
		000000 X000					
0x014		-	B,H,W]				
	00000000 00000000						
0x018			[B,H,W]				
0x01C	BTP[B,H,W]						
	00 00000000001010 00110011						
0x020 TSCC[B,H,W]							
	000000						
0x024	TSCV[B,H,W] 00000000 00000000						
0x028	0x028 TOCC[B,H,W]						
	11111111 11111111000						
0x02C	TOCV[B,H,W]						
0x030 - 0x03C	-		-	-			
		FCRIF	<u>ı </u>				
0x040			0000000 00000000				
	PSR[B,H,W]						
0x044	000111 00000111						
0x048 - 0x04C	-	-	-	-			
0050	IR[B,H,W]						
0x050	00000000 00000000 00000000						
0.054	IE[B,H,W]						
0x054	00000000 00000000 00000000						
0,050	ILS[B,H,W]						
0x058	00000000 00000000 00000000						
0x05C	ILE[B,H,W]						
UXUOC	00						
0x060 - 0x07C	-	-	=	-			



Base_Address	Register						
+ Address	+3 +2 +1 +0						
0x080			GFC[B,H,W]				
08080							
0x084			SIDFC[B,H,W]				
0.004		(0000000 00000000	000000			
0x088			XIDFC[B,H,W]				
0.000	0000000 00000000 000000						
0x08C	-						
0x090			XIDAM[B,H,W]				
0,000		1111 ⁻	1 11111111 11111111	11111111			
0x094			HPMS[B,H,W]				
0.0004			00000000 00	000000			
0x098			NDAT1[B,H,W]				
0.000	00000000 00000000 00000000						
0x09C			NDAT2[B,H,W]				
0,030		00000000	00000000 0000000	0 00000000			
0x0A0			RXF0C[B,H,W]				
0,0,0,0		0000000	0-000000 0000000	0 000000			
0x0A4			RXF0S[B,H,W]				
0,0,7,4	00000000000000						
0x0A8			RXF0A[B,H,W]				
UNUAU	000000						
0x0AC			RXBC[B,H,W]				
UNUMO	00000000 000000						
0x0B0			RXF1C[B,H,W]				
ОХОВО	0000000 -0000000 0000000 000000						
0x0B4			RXF1S[B,H,W]				
OXOD4	0000000000000000						
0x0B8			RXF1A[B,H,W]				
CAODO	000000						
0x0BC			RXESC[B,H,W]				
OXOBO	000 -000-000						
0x0C0			TXBC[B,H,W]				
0,000		-000000	0000000 00000000	0 000000			
0x0C4			TXFQS[B,H,W]				
0,0001	00000000000						
0x0C8			TXESC[B,H,W]				
0,000	000						
0x0CC			TXBRP[B,H,W]				
0,000		00000000	0000000 0000000	0 00000000			
0x0D0	TXBAR[B,H,W]						
UXUDU	00000000 00000000 00000000						
0x0D4			TXBCR[B,H,W]				
5,007	00000000 00000000 00000000						
0x0D8			TXBTO[B,H,W]				
0,000	00000000 00000000 00000000						
0x0DC			TXBCF[B,H,W]				
OXODO		00000000	0000000 0000000	0 00000000			



Base_Address		Reg	ister		
+ Address	+3	+2	+1	+0	
0x0E0		TXBTIE	[B,H,W]		
OXOLO		00000000 00000000	00000000 00000000		
0x0E4	TXBCIE[B,H,W]				
UNULT		00000000 00000000	00000000 00000000		
0x0E8 - 0x0EC	-	-	-	-	
0x0F0		TXEFC	[B,H,W]		
0.01 0		000000000000	0000000 000000		
0x0F4			[B,H,W]		
0.01 4		0000000 -	00000000000		
0x0F8	TXEFA[B,H,W]				
0,010	00000				
0x0FC - 0x1FC	-		-	-	
0x200	FDSEAR[B,H,W]		FDESR[B,H,W]	FDECR[B,H,W]	
0,200	00000000	00000000	00	0000	
0x204	FDDEAR[B,H,W]		FDESCR[B,H,W]	_	
0,201	00000000	00000000	00		
0x208		FDFEC	R[B,H,W]		
0,200		0000 00	000000 00000000	T	
0x20C	-	-	-	-	
0x210	TSMDR	[B,H,W]	TSCNTR[B,H,W]		
0/12.0		0		0	
0x214		TSDIVE	R[B,H,W]		
0//211	00000000 00000000				
0x218		R[B,H,W]	TSCDTR[B,H,W]		
OAL 10	00000000	00000000	00000000	00000000	
0x21C - 0xFFC	-		-		

CAN FD Message RAM

Base_Address	Message RAM					
+ Address	+3 +2 +1 +0					
	Rx Buffer and FIFO Element [W]					
0x8000 -	Tx Buffer Element [W]					
0xBFFC	Tx Event FIFO Element [W] Standard Message ID Filter Element [W]					
UXBFFC						
		Extended Message	ID Filter Element [W]			

Note:

- For the register details of CAN FD Message RAM block, refer to the Chapter CAN FD Controller.



1.45 Programmable-CRC

Programmable-CRC Base_Address : 0x4008_0000

Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x000		CRCn_PORY[B,H,W]					
0x000		00000100 11000007	1 00011101 10110111				
0x004		CRCn_SE	ED[B,H,W]				
0x004		11111111 11111111	11111111 11111111				
0x008		CRCn_FXOR[B,H,W]					
0x008	11111111 11111111 111111111						
0x00C		CRCn_Cl	FG[B,H,W]				
0x00C		00000000 11100000	00000000 00000000				
0x010		CRCn_WR[B,H,W]					
0.010		00000000 00000000 00000000 00000000					
0x014	· · · · · · · · · · · · · · · · · · ·	CRCn_RD[B,H,W]					
0.00 14		00000000 00000000 00000000					
0x018 - 0xFFC	-	-	-	-			

1.46 WorkFlash_IF

WorkFlash_IF Base_Address: 0x200E_0000

Base_Address		Register				
+ Address	+3	+3 +2 +1 +0				
0x000		WFASZR[B,H,W]				
0x004		WFRWTR[B,H,W]				
0x008		WFSTR[B,H,W]				
0x00C - 0xFFF	-	-	-	-		

Note:

 For the register details of Workflash IF block, refer to the Flash Programming Manual of the product used.



1.47 High-Speed Quad SPI Controller 1.47.1 TYPE1-M4, TYPE2-M4, TYPE3-M4 Products

High-Speed Quad SPI Controller Base_Address : 0xD000_0000

Base_Address		Reg	ister		
+ Address	+3	+2	+1	+0	
0x000	HSSPIn_MCTRL[B,H,W] 000-00				
0x004		HSSPIn_P	CC0[B,H,W]		
0,004		1111111 00	0000000 00000000		
0x008		-	CC1[B,H,W]		
			0000000 00000000 CC2[B,H,W]		
0x00C		-	0000000 00000000		
0x010		-	CC3[B,H,W]		
0.010		1111111 00	0000000 00000000		
0x014		_	TXF[B,H,W]		
			0000000		
0x018		_	TXE[B,H,W] 000000		
0x01C			XC[B,H,W]		
UXUTC			0000000		
0x020		HSSPIn_RXF[B,H,W]			
0x024		HSSPIn_RXE[B,H,W] 			
			RXC[B,H,W]		
0x028		-	0000000		
0x02C		_	ULTF[B,H,W]		
0.020			00000		
0x030		-	ULTC[B,H,W] 00000		
			HSSPIn_DMDMAEN	HSSPIn_DMCFG	
0x034	-	-	[B,H,W]	[B,H,W]	
			00	001	
	HSSPIn_DMTRP	HSSPIn_DMPSEL	HSSPIn_DMSTOP	HSSPIn_DMSTART	
0x038	[B,H,W]	[B,H,W]	[B,H,W]	[B,H,W]	
	0000	00	0	0	
0.000	HSSPIn_DM	IBCS[B,H,W]	HSSPIn_DM	BCC[B,H,W]	
0x03C	00000000 00000000 000000000				
0x040	HSSPIn_DMSTATUS[B,H,W] 0000000				
0x044					
0x048	-	-	-	-	
0,040		HSSPIn_FIF	OCFG[B,H,W]	<u>'</u>	
0x04C			-00000_01110111		



Base_Address	Register					
+ Address	+3 +2	+1 +0				
0.050	HSSPIn_TXFIFO	D[B,H,W]				
0x050	00000000 00000000 00000000 00000000					
0054	HSSPIn_TXFIFO	1[B,H,W]				
0x054	00000000 00000000 00000000					
	HSSPIn_TXFIFO2[B,H,W]					
0x058	00000000 00000000 000000000					
0.050	HSSPIn_TXFIFO3	3[B,H,W]				
0x05C	0000000 00000000 0000	00000 00000000				
0.000	HSSPIn_TXFIFO4	4[B,H,W]				
0x060	00000000 00000000 0000	00000 00000000				
	HSSPIn_TXFIFOS	5[B,H,W]				
0x064	0000000 0000000 0000	00000 00000000				
	HSSPIn TXFIFO	[B,H,W]				
0x068	0000000 0000000 0000	00000 00000000				
	HSSPIn_TXFIFO7	7[B,H,W]				
0x06C	0000000 0000000 0000					
	HSSPIn_TXFIFO8	B[B,H,W]				
0x070	0000000 0000000 0000					
	HSSPIn TXFIFOS	9[B,H,W]				
0x074	00000000 00000000 0000					
	HSSPIn_TXFIFO1					
0x078	00000000 00000000 0000					
	HSSPIn TXFIFO1					
0x07C	00000000 00000000 0000	• • • •				
	HSSPIn_TXFIFO12[B,H,W] 00000000 00000000 00000000					
0x080						
	HSSPIn TXFIFO1					
0x084	0000000 0000000 0000					
	HSSPIn TXFIFO1					
0x088	00000000 00000000 0000	• • • •				
	HSSPIn_TXFIFO1					
0x08C	00000000 00000000 0000					
	HSSPIn RXFIFO					
0x090	00000000 00000000 0000	• • • •				
	HSSPIn_RXFIFO					
0x094	00000000 00000000 0000					
	HSSPIn RXFIFO2					
0x098	00000000 00000000 0000					
	HSSPIn_RXFIFO					
0x09C	00000000 00000000 0000					
	HSSPIn_RXFIFO4					
0x0A0	00000000 00000000 0000	-				
0x0A4	HSSPIn_RXFIFO9					
	00000000 00000000 0000					
0x0A8	HSSPIn_RXFIFO	• • • •				
	0000000 0000000 0000					
0x0AC	HSSPIn_RXFIFO					
	00000000 00000000 0000	JUUUU UUUU00000				



Base_Address		Reg	gister	
+ Address	+3	+2	+1	+0
0x0B0		HSSPIn_RX	FIFO8[B,H,W]	
ОХОВО		00000000 00000000	00000000 00000000	
0x0B4		-	FIFO9[B,H,W]	
OXOD-1	00000000 00000000 00000000			
0x0B8	HSSPIn_RXFIFO10[B,H,W]			
0.020			00000000 00000000	
0x0BC	HSSPIn_RXFIFO11[B,H,W]			
			00000000 00000000	
0x0C0	HSSPIn_RXFIFO12[B,H,W]			
			00000000 00000000	
0x0C4		_	FIFO13[B,H,W]	
			00000000 00000000	
0x0C8		_	FIFO14[B,H,W]	
			00000000 00000000	
0x0CC	HSSPIn_RXFIFO15[B,H,W]			
	00000000 00000000 00000000			
0x0D0		_	SCFG[B,H,W]	
0x0D4	HSSPIn_CSITIME[B,H,W]			
	1111111 1111111			
0x0D8	HSSPIn_CSAEXT[B,H,W]			
		00000000 00000		
0x0DC		CSDC1[B,H,W]	HSSPIn_RDC	• • •
		00000	00000000	
0x0E0	_	CSDC3[B,H,W]	HSSPIn_RDC	
		00000	00000000	
0x0E4	_	CSDC5[B,H,W]	HSSPIn_RDC	
		0 0000	00000000	
0x0E8	_	CSDC7[B,H,W]	HSSPIn_RDC	• • • •
		00000	00000000	
0x0EC	-	CSDC1[B,H,W]	HSSPIn_WRC	
		00000	00000000	
0x0F0	_	CSDC3[B,H,W]	HSSPIn_WRC 00000000	
		00000	HSSPIn_WRC	
0x0F4	_	CSDC5[B,H,W] 00000	00000000	
		CSDC7[B,H,W]	HSSPIn_WRC	
0x0F8	_	00000	00000000	
	000000		MID[B,H,W]	, 0000
0x0FC		_	0 00000110 00110000	
0x100 - 0x3FC	_	-	-	_
	_	-	-	QDCLKR[B,H,W]
0x400	-	-	-	1111
				DBCNT[B,H,W]
0x404	-	-	-	00
0x408 - 0xFFC				



1.47.2 TYPE4-M4 Product

High-Speed Quad SPI Controller Base_Address : 0xD0A0_4000

Base_Address		Reg	ister		
+ Address	+3	+2	+1	+0	
0x000	HSSPIn_MCTRL[B,H,W]				
00000	000-00				
0x004		HSSPIn_P	CC0[B,H,W]		
0.004		1111111 00	0000000 00000000		
0x008		HSSPIn_P	CC1[B,H,W]		
execc.		1111111 00	0000000 00000000		
0x00C		_	CC2[B,H,W]		
0,000		1111111 00	0000000 00000000		
0x010		_	CC3[B,H,W]		
		1111111 00	0000000 00000000		
0x014		-	XF[B,H,W]		
			0000000		
0x018			XE[B,H,W]		
			0000000		
0x01C		_	XC[B,H,W]		
			0000000		
0x020		_	RXF[B,H,W]		
			0000000		
0x024		_	RXE[B,H,W]		
			0000000		
0x028		-	RXC[B,H,W]		
			0000000		
0x02C		-	ULTF[B,H,W]		
0x030			ULTC[B,H,W]		
0024			HSSPIn_DMDMAEN	HSSPIn_DMCFG	
0x034	-	-	[B,H,W]	[B,H,W] 001	
	HSSPIn_DMTRP	HSSPIn_DMPSEL	00 HSSPIn_DMSTOP	HSSPIn_DMSTART	
0x038	[B,H,W]	[B,H,W]	[B,H,W]	[B,H,W]	
5555	0000	00	0	0	
	HSSPIn_DM		HSSPIn_DM		
0x03C	00000000		00000000		
			TATUS[B,H,W]		
0x040		_	0000000		
0x044					
0x048	-	-	-	-	
		HSSPIn FIF	OCFG[B,H,W]	1	
0x04C		-	00000_01110111		



Base_Address	Register						
+ Address	+3 +2 +1 +0						
0.050		HSSPIn_TX	XFIFO0[B,H,W]				
0x050	00000000 00000000 00000000						
0.054	HSSPIn_TXFIFO1[B,H,W]						
0x054	00000000 00000000 000000000						
0.050	HSSPIn_TXFIFO2[B,H,W]						
0x058		HSSPIN_TXFIFO2[B,H,W] 00000000 00000000 000000000					
0::050		HSSPIn_T	XFIFO3[B,H,W]				
0x05C		0000000 0000000	00 0000000 00000000				
0,,060		HSSPIn_TX	XFIFO4[B,H,W]				
0x060		00000000 0000000	00000000 00000000				
0,064		HSSPIn_TX	XFIFO5[B,H,W]				
0x064		00000000 0000000	00000000 00000000				
0,,060		HSSPIn_TX	XFIFO6[B,H,W]				
0x068		00000000 0000000	00000000 00000000				
0×060		HSSPIn_TX	XFIFO7[B,H,W]				
0x06C		00000000 0000000	00000000 00000000				
0,070		HSSPIn_TX	XFIFO8[B,H,W]				
0x070		00000000 0000000	00000000 00000000				
0,074	HSSPIn_TXFIFO9[B,H,W]						
0x074		00000000 0000000	00000000 00000000				
0070	HSSPIn_TXFIFO10[B,H,W] 00000000 00000000 000000000						
0x078							
0.070	HSSPIn_TXFIFO11[B,H,W] 00000000 00000000 000000000						
0x07C							
0x080	HSSPIn_TXFIFO12[B,H,W]						
08060		0000000 0000000	00000000 00000000				
0x084		HSSPIn_TX	(FIFO13[B,H,W]				
0.004		0000000 0000000	00000000 00000000				
0x088		HSSPIn_TX	(FIFO14[B,H,W]				
0,000		0000000 0000000	00000000 00000000				
0x08C		HSSPIn_TX	(FIFO15[B,H,W]				
0,000		0000000 0000000	00000000 00000000				
0x090		HSSPIn_R	XFIFO0[B,H,W]				
0.000		0000000 0000000	00 0000000 00000000				
0x094		HSSPIn_R	XFIFO1[B,H,W]				
0,004		0000000 0000000	00 0000000 00000000				
0x098		HSSPIn_R	XFIFO2[B,H,W]				
0,000		00000000 0000000	00 00000000 00000000				
0x09C		HSSPIn_R	XFIFO3[B,H,W]				
0,000		0000000 0000000	00 0000000 00000000				
0x0A0		-	XFIFO4[B,H,W]				
0.07.10		0000000 0000000	00 00000000 00000000				
0x0A4		-	XFIFO5[B,H,W]				
0.707.17		0000000 0000000	00 00000000 00000000				
0x0A8		HSSPIn_R	XFIFO6[B,H,W]				
0,000		0000000 0000000	00 00000000 00000000				
0x0AC		_	XFIFO7[B,H,W]				
UNUNU		00000000 0000000	00000000 00000000				



Base_Address	Register				
+ Address	+3	+2	+1	+0	
0x0B0		HSSPIn_RXF	FIFO8[B,H,W]		
OXOBO		00000000 00000000	00000000 00000000		
0x0B4		HSSPIn_RXF	FIFO9[B,H,W]		
ONOD I			00000000 00000000		
0x0B8		HSSPIn_RXFIFO10[B,H,W]			
	_		00000000 00000000		
0x0BC		_	TIFO11[B,H,W]		
			00000000 00000000		
0x0C0		_	TFO12[B,H,W]		
			00000000 00000000		
0x0C4		-	TIFO13[B,H,W]		
			00000000 00000000		
0x0C8		_	TFO14[B,H,W]		
			00000000 00000000		
0x0CC		_	TFO15[B,H,W] 00000000 00000000		
0x0D0		HSSPIn_CSCFG[B,H,W] 000000000			
	HSSPIn CSITIME[B,H,W]				
0x0D4	11111111 11111111				
	HSSPIn_CSAEXT[B,H,W]				
0x0D8	00000000 00000000 000				
	HSSPIn RD0	CSDC1[B,H,W]	HSSPIn_RDC:	SDC0[B.H.W]	
0x0DC	-	000000	00000000000		
		CSDC3[B,H,W]	HSSPIn_RDCSDC2[B,H,W]		
0x0E0	0000000	00 0000	00000000000		
0.054	HSSPIn_RD0	CSDC5[B,H,W]	HSSPIn_RDC	SDC4[B,H,W]	
0x0E4	0000000	00 0000	00000000	000000000000	
0.050	HSSPIn_RD0	CSDC7[B,H,W]	HSSPIn_RDC	SDC6[B,H,W]	
0x0E8	0000000	00 0000	00000000	0000	
0x0EC	HSSPIn_WR	CSDC1[B,H,W]	HSSPIn_WRC	SDC0[B,H,W]	
UXUEC	0000000	000000	00000000	0000	
0x0F0	HSSPIn_WR	CSDC3[B,H,W]	HSSPIn_WRC	SDC2[B,H,W]	
0,010	0000000	000000	00000000	0000	
0x0F4	HSSPIn_WR	CSDC5[B,H,W]	HSSPIn_WRC	SDC4[B,H,W]	
0,01 4		0000000	00000000		
0x0F8		CSDC7[B,H,W]	HSSPIn_WRC		
0,010	0000000	00000000	00000000	0000	
0x0FC		_	/IID[B,H,W]		
		00000000 00000000	00000110 00110000		
0x100 - 0x3FC	-	-	-	-	
0x400	-	_	_	QDCLKR[B,H,W]	
	_			1111	
0x404	-	-	_	DBCNT[B,H,W]	
				00	
0x408 - 0xFFC	-	-	-	-	



1.48 HyperBus Interface

HyperBus Interface Base_Address : 0xD0A0_5000

Base_Address	Register						
+ Address	+3	+3 +2 +1 +0					
0x000		CSR[B,H,W]					
00000		0000	00000				
0x004		IEN[E	3,H,W]				
0,004		0	0				
0x008		ISR[E	3,H,W]				
0,000			0				
0x024	-	-	-	-			
0x010		MBR0[[B,H,W]				
0.010		00000000 00000000	00000000 00000000				
0x014		MBR1[B,H,W]					
0.011		00000000 00000000 00000000					
0x018	MCR0[B,H,W]						
0,010		000011					
0x01C		MCR1[B,H,W]					
		00					
0x020		MTR0[B,H,W]					
		00000000 00000000 000000000000					
0x024			[B,H,W]				
		00000000 00000000 000000000000					
0x028			[B,H,W]				
	00						
0x02C	WPR[B,H,W]						
			0				
0x030			B,H,W]				
			0	T			
0x034- 0xFFC	=	-	-	=			



1.49 GDC Sub System Controller

GDC Sub System Controller Base_Address : 0xD0A0_0000

Base_Address	Register						
+ Address	+3	+2	+1	+0			
0x000		LockUr	nlock[W]				
CACCO	00000000 00000000 00000000						
0x004			tatus[W]				
			00				
800x0			W]				
0x00C			<control[w] </control[w] 				
0x010			ıptEnable[W] 11				
0x014			W]				
00014		-	uptClear[W]				
0x018			00				
		VramInterru	uptStatus[W]				
0x01C			00				
0.000		ExtFlashDe	evSelect[W]				
0x020		1					
0x024	VramRemapDisable[W]						
0x024		0					
0x028	PanicSwitch[W]						
0,020		1					
0x02C		GDC_ClockDivider[W]					
0x030		WkupTriggerMask[W]					
		000 00000000 00000000					
0x034		ClockDomainStatus[W]					
0x038							
0x03C							
0,000			:Unlock[W]				
0x040		· —	00000000 00000000				
			«Status[W]				
0x044	00						
0,4040		dsp0_ClockDivider[W]					
0x048			11100000				
0x04C		dsp0_Doma	ainControl[W]				
UXU4C		1	0				
0x050		dsp0_Clo	ckShift[W]				
0,000			1				



Base_Address	Register			
+ Address	+3	+2	+1	+0
0x054	*[W]			
0x058	dsp0_PowerEnControl[W]			
			0	
0x05C			GateModeLock[W] 00 00000000 00000000	
0x060		· —	:GateControl[W] 0	
0x064			-	
0x068			-	
0x06C			-	
0x070			-	
0x074			-	
0x078			ClcokDivider[W]	
			00 00000000	
0x07C	0x07C		omainControl[W]	
	10 HSSPIC_ClockDivider[W]			
0x080			00 00000000	
		HSSPIC_Do	omainControl[W]	
0x084	0			
0x088	RPCC_ClcokDivider[W]			
			000	
0x08C		-	mainControl[W] -10	
0x090			-	
0x094			<u>-</u>	
0x098			-	
0x09C			-	
		vram Lo	ockUnlock[W]	
0x100			00 00000000 00000000	
0x104		_	ockStatus[W]	
			00	
0x108			am_select[W] 0000 00000000	
0x10C	*[W]			



Base_Address	Register			
+ Address	+3 +2		+1	+0
0x110	*[W]			
0x114	*[W]			
0x118		*[W]	
0x11C		*[W]	
0x120		*[W]	
0x124		*[w]	
0x128		*[W]	
0x12C	-			
0x130	-			
0x134	-			
0x138			-	
0x13C			raddr_s0[W] 0 0000000 00000000	
0x140	vram_sberraddr_s1[W] 00000000 00000000 00000000			
0x144			-	
0x148	vram_arbiter_priority[W] 00000000			
0x14C-0xFFC			-	



1.50 GDC Sub System SDRAM Controller

GDC Sub System SDRAM Controller Base_Address : 0xD0A0_3000

Base_Address	Register			
+ Address	+3	+2	+1	+0
0x000-0x0FF			-	
0x100			DDE[W] 001001100-000	
0x104			TIM[W] 0000000000110011	
0x108		PWRDWN[W] 00000000 00000000		
0x10C			TM[W] 00010001 010001	
0x110	SDCMD[W] 0			
0x114-0xFFC			-	

B. List of Notes



This section explains notes for each function.

1. Notes when High-speed CR is Used for the Master Clock



1. Notes when High-speed CR is Used for the Master Clock

This section explains notes when the high-speed CR is used for the master clock.

The frequency of the high-speed CR varies depending on the temperature and/or the power supply voltage.

The following table shows notes on each function macro when the high-speed CR is used for the master clock.

Furthermore, pay attention to notes when the high-speed CR is used as an input clock of the PLL and the master clock is selected for PLL.

■ Notes on Each Macro

Macro	Function/mode	Notes
Internal Bus Clock	HCLK/FCLK/PCLK0/ PCLK1/PCLK2/ TPIUCLK	When the frequency of the high-speed CR is the maximum value, the setting of the internal operating clock frequency shall not exceed the upper limit specified in the "data sheet" for the product that you are using.
Timer	Multi-function Timer Base Timer Watch Timer Dual Timer Watch Dog Timer Quadrature	The frequency variation of the high-speed CR should be considered for the timer count value of each macro.
A/D Converter Sampling Time Compare Time		Considering the frequency variation of the high-speed CR, the sampling time and the compare time of the A/D converter shall satisfy the specification specified in the "data sheet" for the product that you are using.
USB		
Ethernet-MAC		As the frequency accuracy does not meet the required
CAN	-	specification, these macros cannot be used when the
CAN-FD	_	high-speed CR is used for the master clock.
I ² S		
	UART	Even if the frequency of the high-speed CR is the minimum or the maximum value, the baud rate error should be considered. The baud rate error shall not exceed the limit.
	CSIO	The frequency variation of the high-speed CR should be
Multi-Function	I2C	considered for the communication of each macro.
Serial Interface	LIN	As the required frequency accuracy cannot be met, this function cannot be used as master. As a slave, the specified baud rate has more error at the maximum/minimum frequency of high-speed clock. So, if the error limit of the baud rate is exceeded, this function cannot be used.
Debug Interface	Serial Wire	As the frequency variation of the high-speed CR, the SWV(Serial Wire View) may not be used.
External Bus Interface	Clock Output	When the external bus clock output is used, the frequency variation of the high-speed CR should be considered for devices to be connected.
High-Speed Quad SPI	-	The frequency variation of the high-speed CR should be considered for devices to be connected.



Macro	Function/mode	Notes
SD card Interface		The frequency variation of the high-speed CR should be
3D card interface	-	considered for devices to be connected.
	Panel Output	
CDC.	High-Speed Quad SPI	The frequency variation of the high-speed CR should be
GDC	HyperBus Interface	considered for devices to be connected.
	SDRAM Interface	

C. Major Changes



This section explains the major changes.

1. Major Changes



1. Major Changes

Spansion Publication Number: MN709-00001

Page	Section	Changes
Revision 1.0	1	1 1.98-11
-	-	Initial release
Revision 2.0		
7 to 8	The target products in this manual	Added TYPE1-M4, TYPE2-M4, TYPE3-M4.
24	CHAPTER 1:System Overview 1.1 Bus Block Diagram	Corrected Figure 1-1.
26	1.3 Memory Map	Corrected Figure 1-2.
27 to 29	1.4 Peripheral Address Map	Corrected Table 1-1.
30 to 32	2. M4F Architecture	Added HTM, ETB.
36	CHAPTER 2-1: Clock 1. Overview	Added I2S clock.
40	Clock Generation Unit Configuration/Block Diagram	Added I2S clock.
43	3.3 PLL clock control	Added Example of PLL multiplication ratio settings in Table 3-1.
47	4. Clock Setup Procedure Examples	Added the explanation in Note of Figure 4-2.
71	Clock Generation Unit Usage Precautions	Corrected the explanation in "Correlation between the clock mode switching and the oscillation stable bit".
73 to 104	CHAPTER 2-2: Clock Gating	Added "Programmable CRC", "I2S Interface", "HDMI-CEC/Remote Control Reception", and "Hi-Speed Quad SPI controller".
76	Peripheral Clock Gating Overview	Added the explanation in Remarks of Table 1-1.
91	4.3 Peripheral Clock Control Register 1 (CKEN1)	Corrected the explanation for MFTCK[3:0].
111	CHAPTER 2-3: High-Speed CR Trimming 4.High-Speed CR Trimming Function Setup Procedure Example	Corrected the explanation for main clock to CLKMO.
113	High-Speed CR Trimming Function Setup Procedure Example	Corrected Figure 4-4.
149	CHAPTER 3:Clock supervisor	Added the explanation for reset issue of Main Timer mode.
170	7. Usage Precautions CHAPTER 5:Low-voltage Detection 3. Explanation of Operations	Added the explanation for "The settings for CSV OFF and external reset". Corrected the figure of Operations of Low-Voltage Detection Reset Circuit . Added Note.
175	5.1 Low-voltage Detection Voltage Control Register (LVD_CTL)	Revised the description to each TYPE.
194 to 196	CHAPTER 6: Low Power Consumption Mode 3.Operations in Standby Modes	Corrected Table 3-1, Table 3-2, Table 3-3, and Table 3-4.
200	3.2 Operations in TIMER Modes	Added HDMI-CEC reception interrupt in return factor from timer mode.
202	3.3 Operations in RTC Mode	Added HDMI-CEC reception interrupt in return factor from RTC mode.
214	5.1 Operations in Deep Standby RTC Mode	Added the explanation in Notes.
216	5.2 Operations in Deep Standby Stop Mode	Added the explanation in Notes.
223	8.2 Sub Clock Supply Control Register (RCK_CTL)	Deleted RTCCKE bit. Added CECCKE bit.
225	8.4 Deep Standby Return Factor Register 1 (WRFSR)	Added the explanation in Notes.
226	8.4 Deep Standby Return Factor Register 2 (WIFSR)	Added the explanation in Notes.
233 to 234	CHAPTER 7-1:VBAT domain Configuration	Added new content
235 to 288	CHAPTER 7-2:VBAT Domain(A)	Corrected the erratum based on Rev. 1.0 CHAPTER7: VBAT domain corresponding "TYPE1-M4 to TYPE2-M4".



Page	Section	Changes
289 to 342	CHAPTER 7-3:VBAT Domain (B)	Added new Chapter for TYPE3-M4.
343 to 412	CHAPTER 8: Interrupts	Added the explanation corresponding to "TYPE3-M4". Corrected the explanation and erratum.
418	CHAPTER 9:External Interrupt and NMI Control Sections 3.2 Operations of NMI control section	Added the explanation and Note.
426	4.6 Non Maskable Interrupt Factor Register (NMIRR)	Added Note.
433	CHAPTER 10: DMAC 2.1 DMAC and System Configuration	Added the condition asserted by MFS's transfer stop request signal.
479 to 554	CHAPTER 11: DSTC	Added the explanation corresponding to "TYPE3-M4". Corrected the erratum.
555 to 692	CHAPTER 12: I/O Port	Added the explanation corresponding to "TYPE3-M4". Corrected the erratum.
700	CHAPTER 13: CRC 2.2 CRC use examples	Corrected the erratum in f use example 4.
698 to 700	2.2 CRC use examples	Corrected Figure2-2, 2-3, 2-4, 2-5.
707 to 792	CHAPTER 14: External Bus Interface	Added the explanation corresponding to "TYPE3-M4". Corrected the erratum.
866	CHAPTER 15: SD Card Interface 5. SDCLK	Added the new content.
867 to 874	CHAPTER 16:Debug Interface	Added the explanation corresponding to "TYPE3-M4". Corrected the erratum.
883 to 906	CHAPTER 19:Programmable CRC	Added new Chapter.
-	-	Company name and layout design change
Revision 3.0		
5	Peripheral Manual	Added "GDC Part"
9	The target products in this manual	Added TYPE4-M4
22	CHAPTER1:System Overview 1. Bus Architecture	Added GDC
24	CHAPTER1: System Overview 1.1 Bus Block Diagram	Revised Figure 1-1 Bus Block Diagram
26	CHAPTER1: System Overview 1.3 Memory Map	Revised Figure 1-2 Memory Map Added Note
27 to 29	CHAPTER1: System Overview 1.4 Peripheral Address Map	Revised Table 1-1 Peripheral Address Map
36, 39, 40, 71	CHAPTER2-1:Clock	Added GDC clock Revised Figure 2 1 Block Diagram of Clock Generation Unit
75	CHAPTER2-2:Clock Gating	Revised the following description: Clock Generation Unit *4 → Reset Generation Unit *4
97, 100	CHAPTER2-2:Clock Gating	Added TYPE4-M4
153	CHAPTER4:Resets 2. Configuration	Added "CSV reset" and "FCS reset"
155, 156	CHAPTER4:Resets 3.1 Reset Factors	Corrected Software Watchdog Reset (SWDGR) Corrected Anomalous Frequency Detection Reset (FCSR)
162	CHAPTER4:Resets 4. Determining operation mode	Revised the following description: The operation mode is determined as PONR The operation mode defined by MD0 and MD1 is determined as PONR
175	CHAPTER5: Low-voltage Detection 5.1 LVD_CTL	Added TYPE4-M4 Corrected SVHI table
194 to 196, 200	CHAPTER6: Low Power Consumption Mode 3. Operations in Standby Modes	Added "GDC" Revised Table 3-1 Clock operation states in SLEEP mode Revised Table 3-2 Clock operation states in TIMER mode Revised Table 3-3 Clock operation states in RTC mode and STOP mode Revised Table 3-4 Factors for returning from standby mode
211	CHAPTER6: Low Power Consumption Mode 5. Operations in Deep Standby Modes	Revised Table 5-1 Clock operation states in deep standby mode



Page	Section	Changes
234	CHAPTER7-1:VBAT domain Configuration	Added TYPE4-M4
305, 330, 337, 338, 340,	CHAPTER7-3: VBAT Domain(B)	Added TYPE4-M4
345	CHAPTER8:Interrupts 1. Overview	Added the following description: Each bit of IRQxxxMON register in the case of non-equipped in each product, is a reserved bit
356, 366	CHAPTER8:Interrupts 2. Lists of Interrupts	Added Table 2-2 List of exception sources and interrupt sources Added Table 2-5 List of interrupt signals input to DSTC
374	CHAPTER8:Interrupts 3.2 Relocate Interrupt Selection Register	Revised SELBIT[7:0] → SELBIT[15:0]
382, 390, 394, 396, 398, 400, 411, 413, 414, 417	CHAPTER8:Interrupts 3. Registers	Added "GDCINT", "GSDRAM","GPLLINT","GQSPIDINT","I2S1DINT","I2S1INT",
498	CHAPTER11:DSTC 2.2 DSTC and system configuration	Revised DREQ → DREQENB
510	CHAPTER11:DSTC 3.1.5 Other DES settings	Revised the following description: 3.3.2 HW Transfer flow → 3.2.4 Control of HW Transfer
577	CHAPTER12:I/O Port	Revised Table 2-4 Fixed Priority of EPFR
580	CHAPTER12:I/O Port	Revised Table 4-1 Register List of the I/O Port
595	CHAPTER12:I/O Port 4.7 Extended Pin Function Setting Register	Added EPFR27, EPFR28, EPFR29, EPFR30
596	CHAPTER12:I/O Port 4.8 EPFR00	Added TYPE4-M4
600	CHAPTER12:I/O Port 4.9 EPFR01	Revised the following description: Uses the internal macro pin CRTRIM for input of the input capture IC03. →Setting is prohibited.
670, 671	CHAPTER12:I/O Port 4.24 EPFR16	Added TYPE4-M4
690, 691	CHAPTER12:I/O Port 4.31 EPFR23	Added TYPE4-M4
692, 693	CHAPTER12:I/O Port 4.32 EPFR24	Added I2S ch1
697 to 699	CHAPTER12:I/O Port 4.34 EPFR26	Added TYPE4-M4
700 to 715	CHAPTER12:I/O Port 4.35 EPFR27 4.36 EPFR28 4.37 EPFR29 4.38 EPFR30	Added New
720	CHAPTER12:I/O Port 4.41 PDSRx	Added TYPE4-M4
745, 776, 785, 786, 791, 811	CHAPTER14: External Bus Interface	Added TYPE4-M4
903	CHAPTER16: Debug Interface	Added TYPE4-M4
Revision 4.0		
9	The target products in this manual Table4 TYPE4-M4 Product list	Revised TYPE4-M4 Product list
28, 30	CHAPTER 1: System Overview 1.3 Memory Map 1.4 Peripheral Address Map	Added MFSI2S and Smartcard
50, 51, 76, 77	CHAPTER 2-1: Clock 3.6 Clock Gear Function 5.17 PLL Clock Gear Control Register (PLLCG_CTL)	Added Clock Gear Function



Page	Section	Changes
84, 104, 105, 108, 109	CHAPTER 2-2: Clock Gating 1.Peripheral Clock Gating Overview 4.5 Peripheral Clock Control Register2(CKEN2) 4.6 Peripheral Function Reset Control Reset2(MRST2)	Added MFSI2S interface and Smartcard in Table 1-1 Added IISCCK[1:0] and ICCCK[1:0] Added IISCRST[1:0] and ICCRST[1:0]
185	CHAPTER 5: Low-voltage Detection 5.1 Low-voltage Detection Voltage Control Register(LVD_CTL)	Added TYPE5-M4 and TYPE6-M4
233	CHAPTER 6: Low Power Consumption Mode 8.2 Sub Clock Supply Control Register(RCK_CTL)	Added RTCCKE bit (TYPE5-M4)
255, 309	CHAPTER 7-3: VBAT domain(A) (B) 2.1 Interfacing with Always -on Domain	Added detail explanation of WTCR10 register.
246	CHAPTER 7-1: VBAT domain Configuration 1.Configuration	Added TYPE5-M4 and TYPE6-M4
287	CHAPTER 7-3: VBAT domain(B) 7.Registers 7.3 CCS/CCB Resister	Revised CCS/CCB registers of TYPE4-M4.
361 to 368 429	CHAPTER 8: Interrupts 2. Lists of Interrupts 3.36 IRQ117 Batch Read Register(IRQ117MON)	Added TYPE5-M4 and TYPE6-M4 in Table 2-1 Added ICC1INT and ICC0INT in IRQ117 bit4,3
440, 454	CHAPTER 9: External Interrupt and NMI Control Sections 1.Overview 4.8 External Interrupt Factor Level Register 2 (ELVR2)	Added both rising and falling edges in TYPE5-M4 and TYPE6-M4 Added ELVR2 register of both rising and falling edges setting
589, 728 to 731	CHAPTER 12: I/O port 2.Configuration, Block Diagram, and Operation 4.39	Added MFS-I2S and Smartcard in Table 2-4 Added EPFR33 register of setting Smartcard interface
757 to 842	CHAPTER 14: External Bus Interface	Added TYPE5-M4 and TYPE6-M4
916	CHAPTER 15: SD Card Interface 5.SDCLK	Added TYPE5-M4 and TYPE6-M4
921	CHAPTER 16: Debug Interface 2.2 Trace Pins	Added TYPE5-M4 and TYPE6-M4
1094	Appendixes A. Register Map 1. Register Map	Corrected Base Address of GDC Sub System SDRAM Controller

NOTE: Please see "Document Revision History" about later revised information.

Revision History



Document Revision History

Document I	Document Number: 002-04856			
Revision	ECN No.	Origin of Change	Description of Change	
**	-	AKIH	Migrated to Cypress and assigned document number 002-04856.	
*A	5063412	УОНО	Updated to Cypress format. CHAPTER 7-2: VBAT Domain(A), CHAPTER 7-3: VBAT Domain(B) 7.6 HIBRST Register Modify the explanation of HIBRST bit. Reflect the ERRATA SHEET of MN709-00001 Revision 4.0.	
*B	5273871	УОНО	CHAPTER 2-1: Clock 4. Clock Setup Procedure Example Change the title to Figure 4-4 Example of Clock Setup Procedure (Low-speed CR Run Mode -> Desired Clock Run Mode) (Except TYPE5-M4 products). Add Figure 4-5 Example of Clock Setup Procedure (Low-speed CR Run Mode -> Desired Clock Run Mode) (TYPE5-M4 products). CHAPTER 8: Interrupts Update the explanation about I2S. CHAPTER 11: DSTC Update the explanation about I2S.	
*C	5731118	YSAT	Adapted Cypress new logo	



Revision	ECN No.	Origin of Change	Description of Change
*D	5998861	NOSU	Perface Added the note to refer to datasheets for supported peripheral functions.
			The Target Products in This Manual Modified part numbers in Table 3, 5, 6 to 8 digits description. Modified part numbers in Table 4 to 9 digits description.
			CHAPTER 6: Low Power Consumption Mode 1. Overview of Low Power Consumption Mode 5.1 Operation in Deep Standby RTC Mode 5.2 Operation in Deep Standby Stop Mode Fixed incorrect descriptions about powered-off areas during the deep standby RTC/Stop modes.
			CHAPTER 11: DSTC 3.1.3 Specify ing OuterReload Fixed a typo in Table 3-3.
			CHAPTER 11: DSTC 4.6 Examples of Controlling DSTC Added a description of procedure to break off a Hardware Transfer of DSTC.
			CHAPTER 12: I/O Port 4.19 Extended Pin Function Setting Register 11 (EPFR11) Removed UERLC bit in EPFR11 register.
			CHAPTER 12: I/O Port 4.31 Extended Pin Function Setting Register 23 (EPFR23) Fixed typos in descriptions of bit SCS60E, SCS61E, SCS62E, SCS63E MFS ch7 → ch6
			CHAPTER 14: External Bus Interface Fixed function description of MNCLE signal Chip enable → Command latch enable
			CHAPTER 15: SD Card Interface 2.46 Card Detect Setting Register Fixed incorrect division ratio of SDCLK for Card Detect Debounce Time
*E	6178921	NOSU	Perface Added Microcontroller support information.