



---

The following document contains information on Cypress products. Although the document is marked with the name “Spansion” and “Fujitsu”, the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

**Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

**Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

**For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

**About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today’s most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry’s only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

## Errata



This errata sheet is for MB95330H Series Hardware Manual Rev. 1 (CM26-10126-1E).

F<sup>2</sup>MC-8FX  
8-BIT MICROCONTROLLER  
MB95330H Series  
HARDWARE MANUAL

2012.05.11

Date	Page	Section	Description																																																																																								
2012/05/11	82	6.12	<p>“Table 6.12-1 Count Clock Sources Generated by Prescaler” should be corrected as indicated by the shading below.</p> <p>(Error)</p> <p><b>Table 6.12-1 Count Clock Sources Generated by Prescaler</b></p> <table><tr><th>Count clock source frequency</th><th colspan="2">Frequency (F<sub>CH</sub> = 10 MHz, MCLK = 10 MHz)</th><th colspan="2">Frequency (F<sub>CH</sub> = 16 MHz, MCLK = 16 MHz)</th><th colspan="2">Frequency (F<sub>CH</sub> = 16.25 MHz, MCLK = 16.25 MHz)</th></tr><tr><td>MCLK/2</td><td>MCLK/2</td><td>(5 MHz)</td><td>MCLK/2</td><td>(8 MHz)</td><td>MCLK/2</td><td>(8.125 MHz)</td></tr><tr><td>MCLK/4</td><td>MCLK/4</td><td>(2.5 MHz)</td><td>MCLK/4</td><td>(4 MHz)</td><td>MCLK/4</td><td>(4.0625 MHz)</td></tr><tr><td>MCLK/8</td><td>MCLK/8</td><td>(1.25 MHz)</td><td>MCLK/8</td><td>(2 MHz)</td><td>MCLK/8</td><td>(2.0313 MHz)</td></tr><tr><td>MCLK/16</td><td>MCLK/16</td><td>(0.625 MHz)</td><td>MCLK/16</td><td>(1 MHz)</td><td>MCLK/16</td><td>(1.0156 MHz)</td></tr><tr><td>MCLK/32</td><td>MCLK/32</td><td>(0.3125 MHz)</td><td>MCLK/32</td><td>(0.5 MHz)</td><td>MCLK/32</td><td>(0.5078 MHz)</td></tr><tr><td>F<sub>CH</sub>/2<sup>7</sup></td><td>F<sub>CH</sub>/2<sup>7</sup></td><td>(78 kHz)</td><td>F<sub>CH</sub>/2<sup>7</sup></td><td>(125 kHz)</td><td>F<sub>CH</sub>/2<sup>7</sup></td><td>(127 kHz)</td></tr><tr><td>F<sub>CH</sub>/2<sup>8</sup></td><td>F<sub>CH</sub>/2<sup>8</sup></td><td>(39 kHz)</td><td>F<sub>CH</sub>/2<sup>8</sup></td><td>(62.5 kHz)</td><td>F<sub>CH</sub>/2<sup>8</sup></td><td>(63.5 kHz)</td></tr></table> <p>(Correct)</p> <p><b>Table 6.12-1 Count Clock Sources Generated by Prescaler (F<sub>CH</sub>)</b></p> <table><tr><th>Count clock source frequency</th><th>Frequency (F<sub>CH</sub> = 20 MHz, MCLK = 10 MHz)</th><th>Frequency (F<sub>CH</sub> = 32 MHz, MCLK = 16 MHz)</th><th>Frequency (F<sub>CH</sub> = 32.5 MHz, MCLK = 16.25 MHz)</th></tr><tr><td>MCLK/2</td><td>5 MHz</td><td>8 MHz</td><td>8.125 MHz</td></tr><tr><td>MCLK/4</td><td>2.5 MHz</td><td>4 MHz</td><td>4.0625 MHz</td></tr><tr><td>MCLK/8</td><td>1.25 MHz</td><td>2 MHz</td><td>2.0313 MHz</td></tr><tr><td>MCLK/16</td><td>0.625 MHz</td><td>1 MHz</td><td>1.0156 MHz</td></tr><tr><td>MCLK/32</td><td>0.3125 MHz</td><td>0.5 MHz</td><td>0.5078 MHz</td></tr><tr><td>F<sub>CH</sub>/2<sup>7</sup></td><td>156.25 kHz</td><td>250 kHz</td><td>253.9 kHz</td></tr><tr><td>F<sub>CH</sub>/2<sup>8</sup></td><td>78.125 kHz</td><td>125 kHz</td><td>126.95 kHz</td></tr></table>	Count clock source frequency	Frequency (F <sub>CH</sub> = 10 MHz, MCLK = 10 MHz)		Frequency (F <sub>CH</sub> = 16 MHz, MCLK = 16 MHz)		Frequency (F <sub>CH</sub> = 16.25 MHz, MCLK = 16.25 MHz)		MCLK/2	MCLK/2	(5 MHz)	MCLK/2	(8 MHz)	MCLK/2	(8.125 MHz)	MCLK/4	MCLK/4	(2.5 MHz)	MCLK/4	(4 MHz)	MCLK/4	(4.0625 MHz)	MCLK/8	MCLK/8	(1.25 MHz)	MCLK/8	(2 MHz)	MCLK/8	(2.0313 MHz)	MCLK/16	MCLK/16	(0.625 MHz)	MCLK/16	(1 MHz)	MCLK/16	(1.0156 MHz)	MCLK/32	MCLK/32	(0.3125 MHz)	MCLK/32	(0.5 MHz)	MCLK/32	(0.5078 MHz)	F <sub>CH</sub> /2 <sup>7</sup>	F <sub>CH</sub> /2 <sup>7</sup>	(78 kHz)	F <sub>CH</sub> /2 <sup>7</sup>	(125 kHz)	F <sub>CH</sub> /2 <sup>7</sup>	(127 kHz)	F <sub>CH</sub> /2 <sup>8</sup>	F <sub>CH</sub> /2 <sup>8</sup>	(39 kHz)	F <sub>CH</sub> /2 <sup>8</sup>	(62.5 kHz)	F <sub>CH</sub> /2 <sup>8</sup>	(63.5 kHz)	Count clock source frequency	Frequency (F <sub>CH</sub> = 20 MHz, MCLK = 10 MHz)	Frequency (F <sub>CH</sub> = 32 MHz, MCLK = 16 MHz)	Frequency (F <sub>CH</sub> = 32.5 MHz, MCLK = 16.25 MHz)	MCLK/2	5 MHz	8 MHz	8.125 MHz	MCLK/4	2.5 MHz	4 MHz	4.0625 MHz	MCLK/8	1.25 MHz	2 MHz	2.0313 MHz	MCLK/16	0.625 MHz	1 MHz	1.0156 MHz	MCLK/32	0.3125 MHz	0.5 MHz	0.5078 MHz	F <sub>CH</sub> /2 <sup>7</sup>	156.25 kHz	250 kHz	253.9 kHz	F <sub>CH</sub> /2 <sup>8</sup>	78.125 kHz	125 kHz	126.95 kHz
Count clock source frequency	Frequency (F <sub>CH</sub> = 10 MHz, MCLK = 10 MHz)		Frequency (F <sub>CH</sub> = 16 MHz, MCLK = 16 MHz)		Frequency (F <sub>CH</sub> = 16.25 MHz, MCLK = 16.25 MHz)																																																																																						
MCLK/2	MCLK/2	(5 MHz)	MCLK/2	(8 MHz)	MCLK/2	(8.125 MHz)																																																																																					
MCLK/4	MCLK/4	(2.5 MHz)	MCLK/4	(4 MHz)	MCLK/4	(4.0625 MHz)																																																																																					
MCLK/8	MCLK/8	(1.25 MHz)	MCLK/8	(2 MHz)	MCLK/8	(2.0313 MHz)																																																																																					
MCLK/16	MCLK/16	(0.625 MHz)	MCLK/16	(1 MHz)	MCLK/16	(1.0156 MHz)																																																																																					
MCLK/32	MCLK/32	(0.3125 MHz)	MCLK/32	(0.5 MHz)	MCLK/32	(0.5078 MHz)																																																																																					
F <sub>CH</sub> /2 <sup>7</sup>	F <sub>CH</sub> /2 <sup>7</sup>	(78 kHz)	F <sub>CH</sub> /2 <sup>7</sup>	(125 kHz)	F <sub>CH</sub> /2 <sup>7</sup>	(127 kHz)																																																																																					
F <sub>CH</sub> /2 <sup>8</sup>	F <sub>CH</sub> /2 <sup>8</sup>	(39 kHz)	F <sub>CH</sub> /2 <sup>8</sup>	(62.5 kHz)	F <sub>CH</sub> /2 <sup>8</sup>	(63.5 kHz)																																																																																					
Count clock source frequency	Frequency (F <sub>CH</sub> = 20 MHz, MCLK = 10 MHz)	Frequency (F <sub>CH</sub> = 32 MHz, MCLK = 16 MHz)	Frequency (F <sub>CH</sub> = 32.5 MHz, MCLK = 16.25 MHz)																																																																																								
MCLK/2	5 MHz	8 MHz	8.125 MHz																																																																																								
MCLK/4	2.5 MHz	4 MHz	4.0625 MHz																																																																																								
MCLK/8	1.25 MHz	2 MHz	2.0313 MHz																																																																																								
MCLK/16	0.625 MHz	1 MHz	1.0156 MHz																																																																																								
MCLK/32	0.3125 MHz	0.5 MHz	0.5078 MHz																																																																																								
F <sub>CH</sub> /2 <sup>7</sup>	156.25 kHz	250 kHz	253.9 kHz																																																																																								
F <sub>CH</sub> /2 <sup>8</sup>	78.125 kHz	125 kHz	126.95 kHz																																																																																								
2012/05/11	82	6.12	<p>“Table 6.12-2 Count Clock Sources Generated by Prescaler (F<sub>CRH</sub>)” should be added after “Table 6.12-1 Count Clock Sources Generated by Prescaler (F<sub>CH</sub>)”.</p> <table><tr><th>Count clock source frequency</th><th>Frequency (F<sub>CRH</sub> = 1 MHz, MCLK = 1 MHz)</th><th>Frequency (F<sub>CRH</sub> = 8 MHz, MCLK = 8 MHz)</th><th>Frequency (F<sub>CRH</sub> = 10 MHz, MCLK = 10 MHz)</th><th>Frequency (F<sub>CRH</sub> = 12.5 MHz, MCLK = 12.5 MHz)</th></tr><tr><td>MCLK/2</td><td>500 kHz</td><td>4 MHz</td><td>5 MHz</td><td>6.25 MHz</td></tr><tr><td>MCLK/4</td><td>250 kHz</td><td>2 MHz</td><td>2.5 MHz</td><td>3.125 MHz</td></tr><tr><td>MCLK/8</td><td>1.25 kHz</td><td>1 MHz</td><td>1.25 MHz</td><td>1.5625 MHz</td></tr><tr><td>MCLK/16</td><td>62.5 kHz</td><td>0.5 MHz</td><td>0.625 MHz</td><td>0.78125 MHz</td></tr><tr><td>MCLK/32</td><td>31.25 kHz</td><td>0.25 MHz</td><td>0.3125 MHz</td><td>0.390625 MHz</td></tr><tr><td>F<sub>CRH</sub>/2<sup>6</sup></td><td>15.625 kHz</td><td>125 kHz</td><td>156.25 kHz</td><td>195.3125 kHz</td></tr><tr><td>F<sub>CRH</sub>/2<sup>7</sup></td><td>7.8125 kHz</td><td>62.5 kHz</td><td>78.125 kHz</td><td>97.65625 kHz</td></tr></table>	Count clock source frequency	Frequency (F <sub>CRH</sub> = 1 MHz, MCLK = 1 MHz)	Frequency (F <sub>CRH</sub> = 8 MHz, MCLK = 8 MHz)	Frequency (F <sub>CRH</sub> = 10 MHz, MCLK = 10 MHz)	Frequency (F <sub>CRH</sub> = 12.5 MHz, MCLK = 12.5 MHz)	MCLK/2	500 kHz	4 MHz	5 MHz	6.25 MHz	MCLK/4	250 kHz	2 MHz	2.5 MHz	3.125 MHz	MCLK/8	1.25 kHz	1 MHz	1.25 MHz	1.5625 MHz	MCLK/16	62.5 kHz	0.5 MHz	0.625 MHz	0.78125 MHz	MCLK/32	31.25 kHz	0.25 MHz	0.3125 MHz	0.390625 MHz	F <sub>CRH</sub> /2 <sup>6</sup>	15.625 kHz	125 kHz	156.25 kHz	195.3125 kHz	F <sub>CRH</sub> /2 <sup>7</sup>	7.8125 kHz	62.5 kHz	78.125 kHz	97.65625 kHz																																																
Count clock source frequency	Frequency (F <sub>CRH</sub> = 1 MHz, MCLK = 1 MHz)	Frequency (F <sub>CRH</sub> = 8 MHz, MCLK = 8 MHz)	Frequency (F <sub>CRH</sub> = 10 MHz, MCLK = 10 MHz)	Frequency (F <sub>CRH</sub> = 12.5 MHz, MCLK = 12.5 MHz)																																																																																							
MCLK/2	500 kHz	4 MHz	5 MHz	6.25 MHz																																																																																							
MCLK/4	250 kHz	2 MHz	2.5 MHz	3.125 MHz																																																																																							
MCLK/8	1.25 kHz	1 MHz	1.25 MHz	1.5625 MHz																																																																																							
MCLK/16	62.5 kHz	0.5 MHz	0.625 MHz	0.78125 MHz																																																																																							
MCLK/32	31.25 kHz	0.25 MHz	0.3125 MHz	0.390625 MHz																																																																																							
F <sub>CRH</sub> /2 <sup>6</sup>	15.625 kHz	125 kHz	156.25 kHz	195.3125 kHz																																																																																							
F <sub>CRH</sub> /2 <sup>7</sup>	7.8125 kHz	62.5 kHz	78.125 kHz	97.65625 kHz																																																																																							
2012/05/11	209	14.5.1	<p>The following statement should be added to details of the function of the IFE bit in “Table 14.5-1 Functions of Bits in 8/16-bit Composite Timer 00/01 Status Control Register 0 (T00CR0/T01CR0)”.</p> <p>During timer operation (T00CR1/T01CR1:STA = 1), the write access to this bit has no effect on operation. Ensure that the timer has stopped before modifying this bit.</p>																																																																																								

Date	Page	Section	Description
2012/05/11	212	14.5.2	<p>The following statement should be added to details of the function of the IFE bit in “Table 14.5-2 Functions of Bits in 8/16-bit Composite Timer 10/11 Status Control Register 0 (T10CR0/T11CR0)”.</p> <p>During timer operation (T10CR1/T11CR1:STA = 1), the write access to this bit has no effect on operation. Ensure that the timer has stopped before modifying this bit.</p>
2012/05/11	313	17.4.5	<p>The following statements should be added to details of the function of the SCES bit in “Table 17.4-4 Functions of Bits in LIN-UART Extended Status Control Register (ESCR)”.</p> <p>With this bit set to "1", executing a software reset is prohibited. Disable reception and transmission before modifying this bit.</p>
2012/05/11	318	17.5	The note after “■ Receive Interrupt” should be deleted.
2012/05/11	355	17.8	<p>In “■ Notes on Using LIN-UART”, the following content in “● Modifying operation settings” should be corrected as indicated by the shading below.</p> <p>(Error)</p> <p>After modifying operation settings such as the addition of start/stop and changing the data format, reset the LIN-UART.</p> <p>Even though the setting of the LIN-UART serial mode register (SMR) and the resetting of the LIN-UART (SMR:UPCL = 1) are executed simultaneously, that does not ensure that the operation settings are correct. Therefore, after setting the LIN-UART serial mode register (SMR), reset the LIN-UART again.</p> <p>(Correct)</p> <p>With the sampling clock edge select bit (ESCR:SCES) set to "0", before modifying any of the bits listed below, disable reception and transmission. After modifying them, reset the LINUART with a software reset.</p> <ul style="list-style-type: none"> <li>Serial control register (SCR)</li> </ul> <p>Parity enable bit (PEN), stop bit length select bit (SBL), data length select bit (CL)</p> <ul style="list-style-type: none"> <li>Serial mode register (SMR)</li> </ul> <p>Operating mode select bits (MD[1:0])</p> <ul style="list-style-type: none"> <li>Extended status control register (ESCR)</li> </ul> <p>Continuous clock output enable bit (CCO)</p> <ul style="list-style-type: none"> <li>Extended communication control register (ECCR)</li> </ul> <p>Serial clock transmission/reception side select bit (MS), serial clock delay enable bit (SCDE), start/stop bits mode enable bit (SSM)</p> <p>To reset the LIN-UART with a software reset (SMR:UPCL = 1), finish modifying the settings of the SMR register first, and then access the register again.</p> <p>In the case of not following the above procedure to modify operating settings, proper operations of this device cannot be guaranteed.</p> <p>Though the transmission bit length of the LIN break field is variable, the detection bit length of the LIN break field is fixed at 11 bits.</p>
2012/05/11	355	17.8	<p>In “■ Notes on Using LIN-UART”, a new section “● Modifying sampling clock edge select bit (ESCR:SCES)” should be added after “● Modifying operation settings”.</p> <p>● Modifying sampling clock edge select bit (ESCR:SCES)</p> <p>With the SCES bit set to "1", executing the LIN-UART software reset is prohibited.</p> <ul style="list-style-type: none"> <li>To modify the SCES bit from "0" to "1"</li> </ul> <p>Disable reception and transmission, executing a LIN-UART software reset (SMR:UPCL = 1), then modify the SCES bit from "0" to "1".</p> <ul style="list-style-type: none"> <li>To modify the SCES bit from "1" to "0"</li> </ul> <p>Disable reception and transmission, modify the SCES bit from "1" to "0", then executing a LIN-UART software reset (SMR:UPCL = 1).</p>

Date	Page	Section	Description
2012/05/11	356	17.8	<p>In “■ Notes on Using LIN-UART”, a new section “● Handling framing errors” should be added after “● Synch break detection”.</p> <p>● Handling framing errors</p> <p>If a framing error occurs (stop bit: SIN = "0") and the next start bit (SIN = "0") immediately follows it, this start bit is recognized regardless of a falling edge for the start bit and reception is started. This sequence is used for detecting the continuous "L" state of the serial data input (SIN) when the next framing error is detected while the data stream is synchronized (See "When reception is always enabled (RXE=1)" in Figure 17.8-1).</p> <p>If this operation is not necessary, disable data reception temporarily after receiving a framing error (RXE = 1→0→1). Therefore, the falling edge of the serial data input (SIN) is detected, the start bit is recognized when "L" is detected at the reception sampling point, and the reception is started (See "When reception is temporarily disabled (RXE=1→0→1)" in Figure 17.8-1).</p>
2012/05/11	356	17.8	<p>The following diagram should be added as “Figure 17.8-1 UART Dominant Bus Operation” in “● Handling framing errors”.</p> <p>When reception is always enabled (RXE=1)</p>  <p>When reception is temporarily disabled (RXE=1→0→1)</p> 

Date	Page	Section	Description																																																																																								
2012/05/11	474	23.5.1	<p>In “Figure 23.5-2 16-bit Reload Timer Control Status Register Upper (TMCSRH1)”, the count clock settings of the count clock select bits (CSL[2:0]) should be corrected as indicated by the shading below.</p> <p>(Error)</p> <table><tr><th>CSL2</th><th>CSL1</th><th>CSL0</th><th colspan="2">Count clock select bits</th></tr><tr><th></th><th></th><th></th><th>Operation mode</th><th>Count clock</th></tr><tr><td>0</td><td>0</td><td>0</td><td rowspan="7">Internal clock</td><td>MCLK/2</td></tr><tr><td>0</td><td>0</td><td>1</td><td>MCLK/4</td></tr><tr><td>0</td><td>1</td><td>0</td><td>MCLK/8</td></tr><tr><td>0</td><td>1</td><td>1</td><td>MCLK/16</td></tr><tr><td>1</td><td>0</td><td>0</td><td>MCLK/32</td></tr><tr><td>1</td><td>0</td><td>1</td><td>F<sub>CH</sub>/2<sup>7</sup></td></tr><tr><td>1</td><td>1</td><td>0</td><td>F<sub>CH</sub>/2<sup>8</sup></td></tr><tr><td>1</td><td>1</td><td>1</td><td>Event count</td><td>TI1 pin</td></tr></table> <p>(Correct)</p> <table><tr><th>CSL2</th><th>CSL1</th><th>CSL0</th><th colspan="2">Count clock select bits</th></tr><tr><th></th><th></th><th></th><th>Operation mode</th><th>Count clock</th></tr><tr><td>0</td><td>0</td><td>0</td><td rowspan="7">Internal clock</td><td>1 MCLK</td></tr><tr><td>0</td><td>0</td><td>1</td><td>MCLK/2</td></tr><tr><td>0</td><td>1</td><td>0</td><td>MCLK/4</td></tr><tr><td>0</td><td>1</td><td>1</td><td>MCLK/8</td></tr><tr><td>1</td><td>0</td><td>0</td><td>MCLK/16</td></tr><tr><td>1</td><td>0</td><td>1</td><td>MCLK/32</td></tr><tr><td>1</td><td>1</td><td>0</td><td>MCLK/64 or F<sub>CH</sub>/2<sup>7</sup></td></tr><tr><td>1</td><td>1</td><td>1</td><td>Event count</td><td>TI1 pin</td></tr></table>	CSL2	CSL1	CSL0	Count clock select bits					Operation mode	Count clock	0	0	0	Internal clock	MCLK/2	0	0	1	MCLK/4	0	1	0	MCLK/8	0	1	1	MCLK/16	1	0	0	MCLK/32	1	0	1	F <sub>CH</sub> /2 <sup>7</sup>	1	1	0	F <sub>CH</sub> /2 <sup>8</sup>	1	1	1	Event count	TI1 pin	CSL2	CSL1	CSL0	Count clock select bits					Operation mode	Count clock	0	0	0	Internal clock	1 MCLK	0	0	1	MCLK/2	0	1	0	MCLK/4	0	1	1	MCLK/8	1	0	0	MCLK/16	1	0	1	MCLK/32	1	1	0	MCLK/64 or F <sub>CH</sub> /2 <sup>7</sup>	1	1	1	Event count	TI1 pin
CSL2	CSL1	CSL0	Count clock select bits																																																																																								
			Operation mode	Count clock																																																																																							
0	0	0	Internal clock	MCLK/2																																																																																							
0	0	1		MCLK/4																																																																																							
0	1	0		MCLK/8																																																																																							
0	1	1		MCLK/16																																																																																							
1	0	0		MCLK/32																																																																																							
1	0	1		F <sub>CH</sub> /2 <sup>7</sup>																																																																																							
1	1	0		F <sub>CH</sub> /2 <sup>8</sup>																																																																																							
1	1	1	Event count	TI1 pin																																																																																							
CSL2	CSL1	CSL0	Count clock select bits																																																																																								
			Operation mode	Count clock																																																																																							
0	0	0	Internal clock	1 MCLK																																																																																							
0	0	1		MCLK/2																																																																																							
0	1	0		MCLK/4																																																																																							
0	1	1		MCLK/8																																																																																							
1	0	0		MCLK/16																																																																																							
1	0	1		MCLK/32																																																																																							
1	1	0		MCLK/64 or F <sub>CH</sub> /2 <sup>7</sup>																																																																																							
1	1	1	Event count	TI1 pin																																																																																							
2012/05/11	729	31.2	<p>In “Figure 31.2-1 System Configuration Register (SYSC)”, details of the PGSEL bit should be corrected as indicated by the shading below.</p> <p>(Error)</p> <table><tr><th>PGSEL</th><th>PG1/PG0 function select bit</th></tr><tr><td>0</td><td>Selects the PG1/PG0 pins as subclock oscillator pins.</td></tr><tr><td>1</td><td>Selects the PG1/PG0 pins as general-purpose I/O ports.</td></tr></table> <p>(Correct)</p> <table><tr><th>PGSEL</th><th>PG1/PG2 function select bit</th></tr><tr><td>0</td><td>Selects the PG1/PG2 pins as subclock oscillator pins.</td></tr><tr><td>1</td><td>Selects the PG1/PG2 pins as general-purpose I/O ports.</td></tr></table>	PGSEL	PG1/PG0 function select bit	0	Selects the PG1/PG0 pins as subclock oscillator pins.	1	Selects the PG1/PG0 pins as general-purpose I/O ports.	PGSEL	PG1/PG2 function select bit	0	Selects the PG1/PG2 pins as subclock oscillator pins.	1	Selects the PG1/PG2 pins as general-purpose I/O ports.																																																																												
PGSEL	PG1/PG0 function select bit																																																																																										
0	Selects the PG1/PG0 pins as subclock oscillator pins.																																																																																										
1	Selects the PG1/PG0 pins as general-purpose I/O ports.																																																																																										
PGSEL	PG1/PG2 function select bit																																																																																										
0	Selects the PG1/PG2 pins as subclock oscillator pins.																																																																																										
1	Selects the PG1/PG2 pins as general-purpose I/O ports.																																																																																										
2012/05/11	730	31.2	<p>In “Table 31.2-1 Functions of Bits in SYSC Register”, the name of the PGSEL bit should be corrected as indicated by the shading below.</p> <p>(Error)</p> <p>PG1/PG0 function select bit</p> <p>(Correct)</p> <p>PG1/PG2 function select bit</p>																																																																																								

Date	Page	Section	Description
2012/05/11	730	31.2	<p>In “Table 31.2-1 Functions of Bits in SYSC Register”, details of the PGSEL bit should be corrected as indicated by the shading below.</p> <p>(Error)</p> <p>This bit is used to select the function of the PG1/PG0 pins.</p> <p>If this bit is set to "0", the PG1/PG0 pins are selected as subclock oscillator pins, and the subclock oscillation is enabled or disabled by the subclock oscillation enable bit (SYCC2:SOSCE).</p> <p>If this bit is set to "1", the PG1/PG0 pins are selected as general-purpose I/O ports.</p> <p>(Correct)</p> <p>This bit is used to select the function of the PG1/PG2 pins.</p> <p>If this bit is set to "0", the PG1/PG2 pins are selected as subclock oscillator pins, and the subclock oscillation is enabled or disabled by the subclock oscillation enable bit (SYCC2:SOSCE).</p> <p>If this bit is set to "1", the PG1/PG2 pins are selected as general-purpose I/O ports.</p>