



The following document contains information on Cypress products. Although the document is marked with the name "Spansion", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

MB90950 Series



16-BIT Microcontroller F²MC-16LX Hardware Manual

Errata Sheet



Page	Section	Description
Original document code: CM44-10148-4E		
Revision 1.0 February 2, 2015		
121	5.3	<p>Table 5.3-1 Functions of Clock Selection Register (CKSCR) (1 / 2) of WS1 and WS0 bits were corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>The oscillation stabilization wait time is fixed to $2^{14}/\text{HCLK}$ when switching from the main clock to the PLL clock mode (when the oscillation clock frequency is 4 MHz: approx. 4.1 ms). The oscillation stabilization wait time depends on the value set in the bits when switching from the sub clock to the PLL clock mode or returning from PLL stop to PLL clock mode.</p> <p>Since the PLL clock oscillation stabilization wait time requires $2^{14}/\text{HCLK}$ or more, when switching from sub clock to PLL clock mode or transiting to PLL stop mode, set "10_B" or "11_B" for these bits.</p> <p>(Correct)</p> <p>The oscillation stabilization wait time is fixed to $2^{14}/\text{HCLK}$ when switching from the main clock to the PLL clock mode (when the oscillation clock frequency is 4 MHz: approx. 4.1 ms). The oscillation stabilization wait time depends on the value set in the bits when switching from the sub clock to the PLL clock mode.</p> <p>Since the PLL clock oscillation stabilization wait time requires $2^{14}/\text{HCLK}$ or more, when switching from sub clock to PLL clock mode, set "10_B" or "11_B" for these bits.</p>
164	7.5.4	<p>7.5.4 Stop Mode was corrected to change the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>■ Stop Mode</p> <p>If "1" is written in the STP bit of low-power consumption mode control register (LPMCR) while the PLL clock mode is operating (CKSCR: MCS=1, SCS=0), the mode switches to the stop mode based on the settings of MCS bit and SCS bit in the clock selection register (CKSCR).</p> <p>(Correct)</p> <p>■ Stop Mode</p> <p>If "1" is written in the STP bit of low-power consumption mode control register (LPMCR) while a clock mode is operating, the mode switches to the stop mode based on the settings of MCS bit and SCS bit in the clock selection register (CKSCR).</p>

Page	Section	Description																																
164	7.5.4	<p>Table 7.5-3 Clock Selection Register (CKSCR) Settings and Their Stop Modes was corrected to change the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <table border="1"> <thead> <tr> <th colspan="2">Clock selection register (CKSCR)</th><th rowspan="2">Stop mode to switch to</th></tr> <tr> <th>MCS</th><th>SCS</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>Main stop mode</td></tr> <tr> <td>0</td><td>1</td><td>PLL stop mode</td></tr> <tr> <td>1</td><td>0</td><td rowspan="2">Sub stop mode</td></tr> <tr> <td>0</td><td>0</td></tr> </tbody> </table> <p>(Correct)</p> <table border="1"> <thead> <tr> <th colspan="2">Clock selection register (CKSCR)</th><th rowspan="2">Stop mode to switch to</th></tr> <tr> <th>MCS</th><th>SCS</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>Main stop mode</td></tr> <tr> <td>0</td><td>1</td><td>Setting disabled</td></tr> <tr> <td>1</td><td>0</td><td rowspan="2">Sub stop mode</td></tr> <tr> <td>0</td><td>0</td></tr> </tbody> </table>	Clock selection register (CKSCR)		Stop mode to switch to	MCS	SCS	1	1	Main stop mode	0	1	PLL stop mode	1	0	Sub stop mode	0	0	Clock selection register (CKSCR)		Stop mode to switch to	MCS	SCS	1	1	Main stop mode	0	1	Setting disabled	1	0	Sub stop mode	0	0
Clock selection register (CKSCR)		Stop mode to switch to																																
MCS	SCS																																	
1	1	Main stop mode																																
0	1	PLL stop mode																																
1	0	Sub stop mode																																
0	0																																	
Clock selection register (CKSCR)		Stop mode to switch to																																
MCS	SCS																																	
1	1	Main stop mode																																
0	1	Setting disabled																																
1	0	Sub stop mode																																
0	0																																	
164	7.5.4	<p>The Note was added for the transition to the stop mode as follows.</p> <ul style="list-style-type: none"> The transition to the stop mode must be set at Main clock and Sub clock mode. 																																
166	7.5.4	<p>The Note was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>When switching to the PLL stop mode, set "10_B" or "11_B" to the oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0).</p> <p>• During the PLL stop mode, a main clock oscillation stabilization wait time and PLL clock oscillation stabilization wait time have to be secured when returning from the PLL stop mode because the main clock and PLL multiplier circuits are stopped. The oscillation stabilization wait time in this case bases upon the values set in the oscillation stabilization wait time selection bits in the clock selection register (CKSCR:WS1, WS0), and the main clock oscillation stabilization wait time and PLL clock oscillation stabilization wait time will be counted together. Therefore, set a value to the "CKSCR:WS1, WS0" bits in line with the longest one of the oscillation stabilization wait times. However, because 2¹⁴/HCLK or more is needed for the PLL clock oscillation stabilization wait time, set "10_B" or "11_B" to the "CKSCR: WS1, WS0" bits.</p>																																

Page	Section	Description
167	7.6	<p>Figure 7.6-1 State Transition Chart was corrected to delete the description concerned with PLL stop mode and PLL clock oscillation stabilization wait as shown below figure.</p> <p>(Error)</p>  <p>(Correct)</p> 

Page	Section	Description
173	7.8	<p>7.8 Notes on Using the Low-power Consumption Mode was corrected to add the description concerned with transiting stop mode as shown the shading below.</p> <p>■ At Transiting the Stop Mode</p> <p>The transition to the stop mode must be set at Main clock and Sub clock mode.</p> <p>If the mode is transited to the stop mode during PLL clock mode, set the stop mode after transiting Main clock mode once.</p>
174	7.8	<p>7.8 Notes on Using the Low-power Consumption Mode was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>■ Oscillation Stabilization Wait Time</p> <ul style="list-style-type: none"> PLL clock oscillation stabilization wait time <p>During the PLL stop mode, a main clock oscillation stabilization wait time and PLL clock oscillation stabilization wait time have to be secured when returning from the PLL stop mode because the main clock and PLL multiplier circuits are stopped. The oscillation stabilization wait time in this case bases upon the values set in the oscillation stabilization wait time selection bits in the clock selection register (CKSCR:WS1, WS0), and the main clock oscillation stabilization wait time and PLL clock oscillation stabilization wait time will be counted together. Therefore, set a value to the "CKSCR:WS1, WS0" bits in line with the longest one of the oscillation stabilization wait times. However, because $2^{14}/HCLK$ or more is needed for the PLL clock oscillation stabilization wait time, set "10_b" or "11_b" to the "CKSCR: WS1, WS0" bits.</p>
215	10.2	<p>10.2 Block Diagram of the Time-base Timer of Counter clearing circuit was corrected to change the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>■ Block Diagram of the Time-base Timer</p> <ul style="list-style-type: none"> Counter clearing circuit <p>The value of the time-base timer counter will be cleared due to the following sources.</p> <ul style="list-style-type: none"> The time-base timer counter clearing bit of the time-base timer control register (TBTC: TBR=0) Power-on reset Transition to the main stop mode or PLL stop mode (CKSCR:SCS=1, LPMCR: STP=1) <p>(Correct)</p> <p>■ Block Diagram of the Time-base Timer</p> <ul style="list-style-type: none"> Counter clearing circuit <p>The value of the time-base timer counter will be cleared due to the following sources.</p> <ul style="list-style-type: none"> The time-base timer counter clearing bit of the time-base timer control register (TBTC: TBR=0) Power-on reset Transition to the main stop mode (CKSCR:MCS=1, SCS=1, LPMCR: STP=1)

Page	Section	Description																																				
218	10.3.1	<p>Table 10.3-1 Functions of the Time-base Timer Control Register (TBTC) of TBOF bit was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>2) The TBOF bit is cleared in the case of writing of "0", transition to the main stop mode, transition to the PLL stop mode, transition from the sub clock mode to the main clock mode, transition from the sub clock mode to the PLL clock mode, transition from the main clock mode to the PLL clock mode, writing of "0" into the time-base timer counter clearing bit (TBR), and reset.</p> <p>(Correct)</p> <p>2) The TBOF bit is cleared in the case of writing of "0", transition to the main stop mode, transition from the sub clock mode to the main clock mode, transition from the sub clock mode to the PLL clock mode, transition from the main clock mode to the PLL clock mode, writing of "0" into the time-base timer counter clearing bit (TBR), and reset.</p>																																				
223	10.5	<p>Table 10.5-1 Time-base Timer Clearing Conditions and Oscillation Stabilization Wait Time (2 / 2) was corrected to delete the description concerned with PLL stop mode as shown the shading below table.</p> <p>(Error)</p> <table><tr><th>Operation</th><th>Counter cleared</th><th>TBOF cleared</th><th>Oscillation stabilization wait time</th></tr><tr><td colspan="4">Cancellation of stop modes</td></tr><tr><td>Canceling the main stop mode</td><td>○</td><td>○</td><td>After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode</td></tr><tr><td>Canceling the PLL stop mode</td><td>○</td><td>○</td><td>After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode</td></tr><tr><td>Canceling the sub stop mode</td><td>×</td><td>×</td><td>After the sub clock oscillation stabilization wait time is terminated, switches to the sub clock mode</td></tr></table> <p>(Correct)</p> <table><tr><th>Operation</th><th>Counter cleared</th><th>TBOF cleared</th><th>Oscillation stabilization wait time</th></tr><tr><td colspan="4">Cancellation of stop modes</td></tr><tr><td>Canceling the main stop mode</td><td>○</td><td>○</td><td>After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode</td></tr><tr><td>Canceling the sub stop mode</td><td>×</td><td>×</td><td>After the sub clock oscillation stabilization wait time is terminated, switches to the sub clock mode</td></tr></table>	Operation	Counter cleared	TBOF cleared	Oscillation stabilization wait time	Cancellation of stop modes				Canceling the main stop mode	○	○	After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode	Canceling the PLL stop mode	○	○	After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode	Canceling the sub stop mode	×	×	After the sub clock oscillation stabilization wait time is terminated, switches to the sub clock mode	Operation	Counter cleared	TBOF cleared	Oscillation stabilization wait time	Cancellation of stop modes				Canceling the main stop mode	○	○	After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode	Canceling the sub stop mode	×	×	After the sub clock oscillation stabilization wait time is terminated, switches to the sub clock mode
Operation	Counter cleared	TBOF cleared	Oscillation stabilization wait time																																			
Cancellation of stop modes																																						
Canceling the main stop mode	○	○	After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode																																			
Canceling the PLL stop mode	○	○	After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode																																			
Canceling the sub stop mode	×	×	After the sub clock oscillation stabilization wait time is terminated, switches to the sub clock mode																																			
Operation	Counter cleared	TBOF cleared	Oscillation stabilization wait time																																			
Cancellation of stop modes																																						
Canceling the main stop mode	○	○	After the main clock oscillation stabilization wait time is terminated, switches to the PLL clock mode																																			
Canceling the sub stop mode	×	×	After the sub clock oscillation stabilization wait time is terminated, switches to the sub clock mode																																			
224	10.6	<p>10.6 Notes on Using the Time-base Timer was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <ul style="list-style-type: none">When using as an oscillation stabilization wait time timer<ul style="list-style-type: none">The oscillation clock is not operating after power is turned on or in main stop, PLL stop, and sub clock modes. <p>(Correct)</p> <ul style="list-style-type: none">When using as an oscillation stabilization wait time timer<ul style="list-style-type: none">The oscillation clock is not operating after power is turned on or in main stop and sub clock modes.																																				

Page	Section	Description
224	10.6	<p>10.6 Notes on Using the Time-base Timer was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <ul style="list-style-type: none"> Peripheral functions to which the time-base timer provides clock <ul style="list-style-type: none"> When transiting to the operation mode where the oscillation clock pauses (the PLL stop mode, sub clock mode, and main stop mode), the time-base timer counter is cleared and the time-base timer stops operating. <p>(Correct)</p> <ul style="list-style-type: none"> Peripheral functions to which the time-base timer provides clock <ul style="list-style-type: none"> When transiting to the operation mode where the oscillation clock pauses (sub clock mode, and main stop mode), the time-base timer counter is cleared and the time-base timer stops operating.