



The following document contains information on Cypress products. Although the document is marked with the name "Spansion", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

MB90910 Series

16-BIT Microcontroller
F²MC-16LX
Hardware Manual

Errata Sheet



Page	Section	Description
Original document code: CM44-10151-2E		
Revision 1.0 February 2, 2015		
93	5.3	<p>Table 5.3-1 Functions of Clock Selection Register (CKSCR) (1 / 2) of WS1 and WS0 bits were corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>The oscillation stabilization wait time taken when the clock mode is switched from main clock to PLL clock is fixed at $2^{14}/\text{HCLK}$ (about 4.1 ms during operation at an oscillation clock frequency of 4 MHz). When the CPU switches from PLL stop mode to PLL clock mode, the oscillation stabilization wait time follows the values specified in these bits.</p> <p>The PLL clock requires an oscillation stabilization wait time of at least $2^{14}/\text{HCLK}$. For transiting to the PLL stop mode, therefore, set these bits to "10_B" or "11_B".</p> <p>(Correct)</p> <p>The oscillation stabilization wait time taken when the clock mode is switched from main clock to PLL clock is fixed at $2^{14}/\text{HCLK}$ (about 4.1 ms during operation at an oscillation clock frequency of 4 MHz).</p>
129	7.5.3	<p>7.5.3 Stop Mode was corrected to change the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>■ Stop Mode</p> <p>When "1" is written to the STP bit of the low-power consumption mode control register (LPMCR) during operation in the PLL clock mode (CKSCR: MCS=1), the mode transits to the stop mode according to the settings of the MCS bit in the clock selection register (CKSCR).</p> <p>(Correct)</p> <p>■ Stop Mode</p> <p>When "1" is written to the STP bit of the low-power consumption mode control register (LPMCR) during operation in each clock mode, the mode transits to the stop mode according to the settings of the MCS bit in the clock selection register (CKSCR).</p>

Page	Section	Description																
129	7.5.3	<p>Table 7.5-3 Clock Selection Register (CKSCR) Settings and Stop Modes was corrected to change the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <table><tr><th>Clock selection register (CKSCR)</th><th>Stop Mode to be Transited</th></tr><tr><td>MCS</td><td></td></tr><tr><td>1</td><td>Main stop mode</td></tr><tr><td>0</td><td>PLL stop mode</td></tr></table> <p>(Correct)</p> <table><tr><th>Clock selection register (CKSCR)</th><th>Stop Mode to be Transited</th></tr><tr><td>MCS</td><td></td></tr><tr><td>1</td><td>Main stop mode</td></tr><tr><td>0</td><td>Setting disabled</td></tr></table>	Clock selection register (CKSCR)	Stop Mode to be Transited	MCS		1	Main stop mode	0	PLL stop mode	Clock selection register (CKSCR)	Stop Mode to be Transited	MCS		1	Main stop mode	0	Setting disabled
Clock selection register (CKSCR)	Stop Mode to be Transited																	
MCS																		
1	Main stop mode																	
0	PLL stop mode																	
Clock selection register (CKSCR)	Stop Mode to be Transited																	
MCS																		
1	Main stop mode																	
0	Setting disabled																	
129	7.5.3	<p>The Note was added for the transition to the stop mode as follows.</p> <p>·The transition to the stop mode must be set at Main clock.</p>																
131	7.5.3	<p>The Note was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>When transiting to the PLL stop mode, set the oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0) to "10_B" or "11_B".</p> <p>· In PLL stop mode, the main clock and PLL multiplication circuit stop. During recovery from PLL stop mode, it is necessary to allot the main clock oscillation stabilization wait time and PLL clock oscillation stabilization wait time. The oscillation stabilization wait times for the main clock and PLL clock are counted simultaneously according to the value specified in the oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0). The oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0) must be selected accordingly to account for the longer of main clock and PLL clock oscillation stabilization wait time. The PLL clock oscillation stabilization wait time, however, requires 2¹⁴/HCLK or more. Set the oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0) to "10_B" or "11_B".</p>																

Page	Section	Description
132	7.6	<p>Figure 7.6-1 Status Change Diagram was corrected to delete the description concerned with PLL stop mode and PLL clock oscillation stabilization wait as shown below figure.</p> <p>(Error)</p> <p>The diagram shows two parallel state machines for Main and PLL clock modes. States include Power-on reset, Reset, Main/PLL clock mode, Main/PLL sleep mode, Main/PLL time-base timer mode, Main/PLL stop mode, and Main/PLL clock oscillation stabilization wait. Transitions are triggered by SCS, MCS, SLP, TMD, STP, and interrupts. The PLL stop mode and its corresponding stabilization wait state are highlighted with a grey background.</p> <p>(Correct)</p> <p>This diagram is identical to the 'Error' version but removes the PLL stop mode and PLL clock oscillation stabilization wait states, leaving only the Main stop mode and Main clock oscillation stabilization wait state.</p>

Page	Section	Description
134	7.8	<p>7.8 Notes on Using the Low-power Consumption Mode was corrected to add the description concerned with transiting stop mode as shown the shading below.</p> <p>■ At Transiting the Stop Mode</p> <p>The transition to the stop mode must be set at Main clock.</p> <p>If the mode is transited to the stop mode during PLL clock mode, set the stop mode after transiting Main clock mode once.</p>
135	7.8	<p>7.8 Notes on Using the Low-power Consumption Mode was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>■ Oscillation Stabilization Wait Time</p> <ul style="list-style-type: none"> PLL clock oscillation stabilization wait time <p>In PLL stop mode, the main clock and PLL multiplication circuit stop. During recovery from PLL stop mode, it is necessary to allot the main clock oscillation stabilization wait time and PLL clock oscillation stabilization wait time. The oscillation stabilization wait time for the main clock and PLL clock are counted simultaneously according to the value specified in the oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0). The oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0) must be selected accordingly to account for the longer of main clock and PLL clock oscillation stabilization wait time. The PLL clock oscillation stabilization wait time, however, requires $2^{14}/HCLK$ or more. Set the oscillation stabilization wait time selection bits in the clock selection register (CKSCR: WS1, WS0) to "10_B" or "11_B".</p>
161	10.2	<p>10.2 Block Diagram of the Time-base Timer was corrected to change the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>■ Block Diagram of the Time-base Timer</p> <ul style="list-style-type: none"> Counter clear circuit <p>The counter clear circuit clears the value of the time-base timer counter by the following sources:</p> <ul style="list-style-type: none"> Time-base timer counter clear bit in the time-base timer control register (TBTC: TBR=0) Power-on reset Transition to main stop mode or PLL stop mode (LPMCR: STP=1) <p>(Correct)</p> <p>■ Block Diagram of the Time-base Timer</p> <ul style="list-style-type: none"> Counter clear circuit <p>The counter clear circuit clears the value of the time-base timer counter by the following sources:</p> <ul style="list-style-type: none"> Time-base timer counter clear bit in the time-base timer control register (TBTC: TBR=0) Power-on reset Transition to main stop mode (CKSCR: MCS=1, LPMCR: STP=1)

Page	Section	Description																																				
164	10.3.1	<p>Table 10.3-1 Functions of the Time-base Timer Control Register (TBTC) of TBOF bit was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>· The TBOF bit is cleared at a write of "0", transition to main stop mode or to PLL stop mode, transition from main clock mode to PLL clock mode, at a write of "0" to the time-base timer counter clear bit (TBR), or at reset.</p> <p>(Correct)</p> <p>· The TBOF bit is cleared at a write of "0", transition to main stop mode, transition from main clock mode to PLL clock mode, at a write of "0" to the time-base timer counter clear bit (TBR), or at reset.</p>																																				
169	10.5	<p>Table 10.5-1 Clearing Conditions and Oscillation Stabilization Wait Time of Time-base Timer (2/2) was corrected to delete the description concerned with PLL stop mode as shown the shading below table.</p> <p>(Error)</p> <table><tr><th>Operation</th><th>Counter clear</th><th>TBOF clear</th><th>Oscillation stabilization wait time</th></tr><tr><td colspan="4">Cancellation of stop modes</td></tr><tr><td>Cancellation of main stop mode</td><td>○</td><td>○</td><td>Transition to PLL clock mode after oscillation stabilization wait time of main clock completed</td></tr><tr><td>Cancellation of PLL stop mode</td><td>○</td><td>○</td><td>Transition to PLL clock mode after oscillation stabilization wait time of main clock completed</td></tr><tr><td colspan="4">Cancellation of time-base timer modes</td></tr></table> <p>(Correct)</p> <table><tr><th>Operation</th><th>Counter clear</th><th>TBOF clear</th><th>Oscillation stabilization wait time</th></tr><tr><td colspan="4">Cancellation of stop modes</td></tr><tr><td>Cancellation of main stop mode</td><td>○</td><td>○</td><td>Transition to PLL clock mode after oscillation stabilization wait time of main clock completed</td></tr><tr><td colspan="4">Cancellation of time-base timer modes</td></tr></table>	Operation	Counter clear	TBOF clear	Oscillation stabilization wait time	Cancellation of stop modes				Cancellation of main stop mode	○	○	Transition to PLL clock mode after oscillation stabilization wait time of main clock completed	Cancellation of PLL stop mode	○	○	Transition to PLL clock mode after oscillation stabilization wait time of main clock completed	Cancellation of time-base timer modes				Operation	Counter clear	TBOF clear	Oscillation stabilization wait time	Cancellation of stop modes				Cancellation of main stop mode	○	○	Transition to PLL clock mode after oscillation stabilization wait time of main clock completed	Cancellation of time-base timer modes			
Operation	Counter clear	TBOF clear	Oscillation stabilization wait time																																			
Cancellation of stop modes																																						
Cancellation of main stop mode	○	○	Transition to PLL clock mode after oscillation stabilization wait time of main clock completed																																			
Cancellation of PLL stop mode	○	○	Transition to PLL clock mode after oscillation stabilization wait time of main clock completed																																			
Cancellation of time-base timer modes																																						
Operation	Counter clear	TBOF clear	Oscillation stabilization wait time																																			
Cancellation of stop modes																																						
Cancellation of main stop mode	○	○	Transition to PLL clock mode after oscillation stabilization wait time of main clock completed																																			
Cancellation of time-base timer modes																																						
170	10.6	<p>10.6 Notes on Using the Time-base Timer was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <p>● Using time-base timer as oscillation stabilization wait time timer</p> <p>After power on or in the main stop mode and PLL stop mode, the oscillation clock stops. Therefore, when oscillation starts, the time-base timer requires the oscillation stabilization wait time of the main clock. An appropriate oscillation stabilization wait time must be selected according to the types of oscillators connected to high-speed oscillation input pins.</p> <p>(Correct)</p> <p>● Using time-base timer as oscillation stabilization wait time timer</p> <p>After power on or in the main stop mode, the oscillation clock stops. Therefore, when oscillation starts, the time-base timer requires the oscillation stabilization wait time of the main clock. An appropriate oscillation stabilization wait time must be selected according to the types of oscillators connected to high-speed oscillation input pins.</p>																																				

Page	Section	Description
170	10.6	<p>10.6 Notes on Using the Time-base Timer was corrected to delete the description concerned with PLL stop mode as shown the shading below.</p> <p>(Error)</p> <ul style="list-style-type: none"> Resources to which time-base timer supplies clock At transition to operation modes (PLL stop mode and main stop mode) in which the oscillation clock stops, the time-base timer counter is cleared and the time-base timer stops. <p>(Correct)</p> <ul style="list-style-type: none"> Resources to which time-base timer supplies clock At transition to operation mode (main stop mode) in which the oscillation clock stops, the time-base timer counter is cleared and the time-base timer stops.