



---

The following document contains information on Cypress products. Although the document is marked with the name “Spansion” and “Fujitsu”, the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

**Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

**Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

**For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

**About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today’s most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry’s only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

## Errata

F<sup>2</sup>MC-8L  
8-BIT MICROCONTROLLER  
MB89530/530H/530A Series  
HARDWARE MANUAL

2004.4.21

Page	Item	Description																																				
32	2.1	<p>The description at the upper side of Figure 2.1-1 to be corrected as indicated by shading below.</p> <p>•error</p> <p>•correct</p>																																				
64	3.6	<p>The description at the center-right of Figure 3.6-1 to be corrected as indicated by shading below.</p> <p>•error</p> <p>•correct</p>																																				
69	3.6-3	<p>The description at the center-right of Figure 3.6-5 to be corrected as indicated by shading below.</p> <p>•error</p> <table border="1"> <thead> <tr> <th>WT1</th><th>WT0</th><th>Oscillation stabilization wait time select bit</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>Main clock oscillation stabilization wait time by timebase timer output (for F<sub>CH</sub> = 12.5 MHz)</td></tr> <tr> <td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr> <td>1</td><td>0</td><td>About 2<sup>12</sup> / F<sub>CH</sub> (about 1.31 ms)</td></tr> <tr> <td>1</td><td>1</td><td>About 2<sup>16</sup> / F<sub>CH</sub> (about 10.5 ms)</td></tr> <tr> <td>1</td><td>1</td><td>About 2<sup>18</sup> / F<sub>CH</sub> (about 20.97 ms)</td></tr> </tbody> </table> <p>•correct</p> <table border="1"> <thead> <tr> <th>WT1</th><th>WT0</th><th>Oscillation stabilization wait time select bit</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>Main clock oscillation stabilization wait time by timebase timer output (for F<sub>CH</sub> = 12.5 MHz)</td></tr> <tr> <td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr> <td>1</td><td>0</td><td>About 2<sup>14</sup> / F<sub>CH</sub> (about 1.31 ms)</td></tr> <tr> <td>1</td><td>0</td><td>About 2<sup>17</sup> / F<sub>CH</sub> (about 10.5 ms)</td></tr> <tr> <td>1</td><td>1</td><td>About 2<sup>18</sup> / F<sub>CH</sub> (about 20.97 ms)</td></tr> </tbody> </table>	WT1	WT0	Oscillation stabilization wait time select bit	0	0	Main clock oscillation stabilization wait time by timebase timer output (for F <sub>CH</sub> = 12.5 MHz)	0	1	Setting prohibited	1	0	About 2 <sup>12</sup> / F <sub>CH</sub> (about 1.31 ms)	1	1	About 2 <sup>16</sup> / F <sub>CH</sub> (about 10.5 ms)	1	1	About 2 <sup>18</sup> / F <sub>CH</sub> (about 20.97 ms)	WT1	WT0	Oscillation stabilization wait time select bit	0	0	Main clock oscillation stabilization wait time by timebase timer output (for F <sub>CH</sub> = 12.5 MHz)	0	1	Setting prohibited	1	0	About 2 <sup>14</sup> / F <sub>CH</sub> (about 1.31 ms)	1	0	About 2 <sup>17</sup> / F <sub>CH</sub> (about 10.5 ms)	1	1	About 2 <sup>18</sup> / F <sub>CH</sub> (about 20.97 ms)
WT1	WT0	Oscillation stabilization wait time select bit																																				
0	0	Main clock oscillation stabilization wait time by timebase timer output (for F <sub>CH</sub> = 12.5 MHz)																																				
0	1	Setting prohibited																																				
1	0	About 2 <sup>12</sup> / F <sub>CH</sub> (about 1.31 ms)																																				
1	1	About 2 <sup>16</sup> / F <sub>CH</sub> (about 10.5 ms)																																				
1	1	About 2 <sup>18</sup> / F <sub>CH</sub> (about 20.97 ms)																																				
WT1	WT0	Oscillation stabilization wait time select bit																																				
0	0	Main clock oscillation stabilization wait time by timebase timer output (for F <sub>CH</sub> = 12.5 MHz)																																				
0	1	Setting prohibited																																				
1	0	About 2 <sup>14</sup> / F <sub>CH</sub> (about 1.31 ms)																																				
1	0	About 2 <sup>17</sup> / F <sub>CH</sub> (about 10.5 ms)																																				
1	1	About 2 <sup>18</sup> / F <sub>CH</sub> (about 20.97 ms)																																				

Page	Item	Description																																																																																				
123	4.5	<p>The following sentence to be corrected as indicated by shading below.</p> <p>•error Reference ..... Note that I<sup>2</sup>C can be used with the MB89PV530, MB89P538, MB89537C/538C, MB89537HC/538HC, and MB89537AC/538AC only.</p> <p>•correct Reference ..... Note that I<sup>2</sup>C can be used with the MB89PV530, MB89P538, MB89F538/F538L, MB89537C/538C, MB89537HC/538HC, and MB89537AC/538AC only.</p>																																																																																				
125	4.5.1	<p>The following sentence of “○ Port 4 direction register (DDR4)”in” ■ Functions of the Port 4 registers” to be corrected as indicated by shading below.</p> <p>•error The DDR4 register sets the direction (I/O) of each pin by bit. Specifying 1 to the bit of a pin sets it up for output, and specifying 0 sets it up for input. (Note that the DDR4 register does not allow bit 2 and bit 3 to be used.)</p> <p>•correct The DDR4 register sets the direction (I/O) of each pin by bit. Specifying 1 to the bit of a pin sets it up for output, and specifying 0 sets it up for input. For the bit 3 and bit 2 of the DDR4, when the P43 and P42 are used as the resource input pin, set the bit corresponding PDR4 register to “1” because there is no DDR.</p>																																																																																				
235	9.4.2	<p>The description at the upper-right of Figure 9.4-3 to be corrected as indicated by shading below.</p> <table><tr><td colspan="3">•error</td><td colspan="3">•correct</td></tr><tr><td>W2</td><td>W1</td><td>W0</td><td>W2</td><td>W1</td><td>W0</td></tr><tr><td colspan="3">Measured pulse selection bits</td><td colspan="3">Measured pulse selection bits</td></tr><tr><td colspan="3">Effective only when the pulse width measurement function is selected (Fc=1)</td><td colspan="3">Effective only when the pulse width measurement function is selected (Fc=1)</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td colspan="3">"H" level (rising edge - falling edge)</td><td colspan="3">"H" level (rising edge - falling edge)</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td colspan="3">"L" (rising edge - falling edge)</td><td colspan="3">"L" (rising edge - falling edge)</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td colspan="3">Rising edge - rising edge (one cycle)</td><td colspan="3">Rising edge - rising edge (one cycle)</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td colspan="3">Falling edge - falling edge (one cycle)</td><td colspan="3">Falling edge - falling edge (one cycle)</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td colspan="3">Detection of "H" level (rising edge - falling edge) and the rising edge - rising edge</td><td colspan="3">Both edge detection</td></tr></table>	•error			•correct			W2	W1	W0	W2	W1	W0	Measured pulse selection bits			Measured pulse selection bits			Effective only when the pulse width measurement function is selected (Fc=1)			Effective only when the pulse width measurement function is selected (Fc=1)			0	0	0	0	0	0	"H" level (rising edge - falling edge)			"H" level (rising edge - falling edge)			0	0	1	0	0	1	"L" (rising edge - falling edge)			"L" (rising edge - falling edge)			0	1	0	0	1	0	Rising edge - rising edge (one cycle)			Rising edge - rising edge (one cycle)			0	1	1	0	1	1	Falling edge - falling edge (one cycle)			Falling edge - falling edge (one cycle)			1	1	0	1	1	0	Detection of "H" level (rising edge - falling edge) and the rising edge - rising edge			Both edge detection		
•error			•correct																																																																																			
W2	W1	W0	W2	W1	W0																																																																																	
Measured pulse selection bits			Measured pulse selection bits																																																																																			
Effective only when the pulse width measurement function is selected (Fc=1)			Effective only when the pulse width measurement function is selected (Fc=1)																																																																																			
0	0	0	0	0	0																																																																																	
"H" level (rising edge - falling edge)			"H" level (rising edge - falling edge)																																																																																			
0	0	1	0	0	1																																																																																	
"L" (rising edge - falling edge)			"L" (rising edge - falling edge)																																																																																			
0	1	0	0	1	0																																																																																	
Rising edge - rising edge (one cycle)			Rising edge - rising edge (one cycle)																																																																																			
0	1	1	0	1	1																																																																																	
Falling edge - falling edge (one cycle)			Falling edge - falling edge (one cycle)																																																																																			
1	1	0	1	1	0																																																																																	
Detection of "H" level (rising edge - falling edge) and the rising edge - rising edge			Both edge detection																																																																																			
249	9.9	<p>The following item to be added to “○ Notes on setting the timer using a program” in ”■ Notes on Using the Pulse Width Count Timer”.</p> <p>• When detecting both edges are set (PCR2: W2, W1, W0 = 001<sub>B</sub>), first detection edge will be the rising edge after the operation is enabled (PCR1: EN = 1). The counter value set by detecting both edges is initialized by the rising edge but not initialized by the falling edge.</p>																																																																																				
270	11.1	<p>The following sentence of “■ 12-Bit PPG Timer Function” to be corrected as indicated by shading below.</p> <p>•error •Frequencies ranging from 2 to 2<sup>12-1</sup> count clock cycles can be generated.</p> <p>•correct •Frequencies ranging from 2 to 2<sup>12</sup>-1 count clock cycles can be generated.</p>																																																																																				

Page	Item	Description																																																												
359	15.8	<p>The following sentences of “○ Coding example” in “■ Program Example of the A/D Conversion Function” to be corrected as indicated by shading below.</p> <p>•error</p> <table><tr><td>(1st line)</td><td>DDR5</td><td>EQU</td><td>0012H</td><td>;Address of the Port 5 direction register</td></tr><tr><td></td><td>:</td><td></td><td></td><td></td></tr><tr><td>(17th line)</td><td></td><td>SETB</td><td>AN0</td><td>;Specify the P00/AN0 pin as an analog input</td></tr><tr><td></td><td>:</td><td></td><td></td><td></td></tr><tr><td>(34th line)</td><td></td><td>MOVW</td><td>A,ADDL</td><td>;Read the A/D conversion data (lower 8 bits)</td></tr><tr><td></td><td>:</td><td></td><td></td><td></td></tr></table> <p>•correct</p> <table><tr><td>(1st line)</td><td>PDR5</td><td>EQU</td><td>0012H</td><td>;Address of the Port 5 direction register</td></tr><tr><td></td><td>:</td><td></td><td></td><td></td></tr><tr><td>(17th line)</td><td></td><td>SETB</td><td>AN0</td><td>;Specify the P50/AN0 pin as an analog input</td></tr><tr><td></td><td>:</td><td></td><td></td><td></td></tr><tr><td>(34th line)</td><td></td><td>MOV</td><td>A,ADDL</td><td>;Read the A/D conversion data (lower 8 bits)</td></tr><tr><td></td><td>:</td><td></td><td></td><td></td></tr></table>	(1st line)	DDR5	EQU	0012H	;Address of the Port 5 direction register		:				(17th line)		SETB	AN0	;Specify the P00/AN0 pin as an analog input		:				(34th line)		MOVW	A,ADDL	;Read the A/D conversion data (lower 8 bits)		:				(1st line)	PDR5	EQU	0012H	;Address of the Port 5 direction register		:				(17th line)		SETB	AN0	;Specify the P50/AN0 pin as an analog input		:				(34th line)		MOV	A,ADDL	;Read the A/D conversion data (lower 8 bits)		:			
(1st line)	DDR5	EQU	0012H	;Address of the Port 5 direction register																																																										
	:																																																													
(17th line)		SETB	AN0	;Specify the P00/AN0 pin as an analog input																																																										
	:																																																													
(34th line)		MOVW	A,ADDL	;Read the A/D conversion data (lower 8 bits)																																																										
	:																																																													
(1st line)	PDR5	EQU	0012H	;Address of the Port 5 direction register																																																										
	:																																																													
(17th line)		SETB	AN0	;Specify the P50/AN0 pin as an analog input																																																										
	:																																																													
(34th line)		MOV	A,ADDL	;Read the A/D conversion data (lower 8 bits)																																																										
	:																																																													
371	16.4.2	<p>The title of Table 16.4-2 to be corrected as indicated by shading below.</p> <p>•error</p> <p>Functions of Each Bit in Serial Mode Control Register 2 (SMC2)</p> <p>•correct</p> <p>Functions of Each Bit in Serial Mode Control Register 2 (SMC22)</p> <p>The following Note to be added to “16.4.2 Serial Mode Control Register 2 (SMC22)”.</p> <p>Note:</p> <p>The bit manipulation instructions (SETB, CLRB) cannot be used with the SMC22 register. As the BRGE bit which value is undefined during a read operation is write-only, the BRGE bit value may be changed by using the bit manipulation instructions.</p>																																																												
504	22.3	<p>The description at the bottom side of Figure 22.3-1 to be corrected as indicated by shading below.</p> <p>•error</p> <table><tr><td>INTE</td><td>Bit causing an interrupt to the CPU to be generated</td></tr><tr><td>0</td><td>Enables an interrupt when data writing/erasing is completed.</td></tr><tr><td>1</td><td>Disables an interrupt when data writing/erasing is completed.</td></tr></table> <p>•correct</p> <table><tr><td>INTE</td><td>Bit causing an interrupt to the CPU to be generated</td></tr><tr><td>0</td><td>Disables an interrupt when data writing/erasing is completed.</td></tr><tr><td>1</td><td>Enables an interrupt when data writing/erasing is completed.</td></tr></table>	INTE	Bit causing an interrupt to the CPU to be generated	0	Enables an interrupt when data writing/erasing is completed.	1	Disables an interrupt when data writing/erasing is completed.	INTE	Bit causing an interrupt to the CPU to be generated	0	Disables an interrupt when data writing/erasing is completed.	1	Enables an interrupt when data writing/erasing is completed.																																																
INTE	Bit causing an interrupt to the CPU to be generated																																																													
0	Enables an interrupt when data writing/erasing is completed.																																																													
1	Disables an interrupt when data writing/erasing is completed.																																																													
INTE	Bit causing an interrupt to the CPU to be generated																																																													
0	Disables an interrupt when data writing/erasing is completed.																																																													
1	Enables an interrupt when data writing/erasing is completed.																																																													
516	22.6.2	<p>The following sentence of “■ Specifying addresses” to be deleted as indicated by shading below.</p> <p>Only even addresses can be specified in bytes for the write addresses specified in a write data cycle.</p> <p>Writing can be done in any order of addresses or even if the sector boundary is exceeded. However, the Write command writes only data of one byte for each execution.</p>																																																												

Page	Item	Description
520	22.6.4	<p>Figure 22.6-2 to be corrected as indicated by shading below.</p> <pre> graph TD     Start([Start of deletion]) --&gt; Enable[FMCS: WE (bit 5) Flash memory deletion enabled]     Enable --&gt; Commands[Deletion command sequence (1) AAAA &lt;-- AA (2) 5554 &lt;-- 55 (3) AAAA &lt;-- 80 (4) AAAA &lt;-- AA (5) 5554 &lt;-- 55]     Commands --&gt; Code[6 Code input to deletion sector 30H]     Code --&gt; Decision1{Is there another deletion sector?}     Decision1 -- Y --&gt; Code     Decision1 -- N --&gt; Read1_1[Internal address read 1]     Read1_1 --&gt; Read2_1[Internal address read 2]     Read2_1 --&gt; Toggle1{Toggle bit DQ6 Data 1 DQ6 = data 2 DQ6}     Toggle1 -- Y --&gt; NextSector[Next sector]     Toggle1 -- N --&gt; Timing1{Timing limit DQ5}     Timing1 -- 0 --&gt; EraseComp{Sector Erase Completed?}     EraseComp -- Y --&gt; Toggle1     EraseComp -- N --&gt; DeletionError([Deletion error])     Timing1 -- 1 --&gt; Read1_2[Internal address read 1]     Read1_2 --&gt; Read2_2[Internal address read 2]     Read2_2 --&gt; Toggle2{Toggle bit DQ6 Data 1 DQ6 = data 2 DQ6}     Toggle2 -- Y --&gt; NextSector     Toggle2 -- N --&gt; DeletionError     NextSector --&gt; Decision1     Decision1 --&gt; LastSector{Last sector}     LastSector -- Y --&gt; Disable[FMCS: WE (bit 5) Flash memory deletion disabled]     LastSector -- N --&gt; NextSector     Disable --&gt; Completion([Completion of deletion])   </pre> <p>Confirmation by the hardware sequence flag</p>
523	22.7	<p>The following sentence of “■ Input of a hardware reset (<math>\overline{RST}</math>)” to be deleted as indicated by shading below.</p> <p>To input a hardware reset when reading is in progress, i.e., when the automatic algorithm has not been started, secure a minimum low-level width of 500 ns.</p> <p>To input a hardware reset while a write or erase is in progress, i.e., while the automatic algorithm is being started, secure a minimum low-level width of 500 ns. In this case, 20 <math>\mu</math>s are required until the data becomes readable after the operation being performed terminates and the flash memory is fully initialized.</p> <p>Performing a hardware reset during a write operation makes the data being written undetermined. Also note that performing a hardware reset during an erase operation may make the sector from which data is being erased unusable.</p>

Page	Item	Description																																																																																																																																		
558	B.5	Table B.5-4 to be corrected as indicated by shading below.																																																																																																																																		
		<table><tr><th>No.</th><th>MNEMONIC</th><th>~</th><th>#</th><th>Operation</th><th>TL</th><th>TH</th><th>AH</th><th>N</th><th>Z</th><th>V</th><th>C</th><th>OP CODE</th></tr><tr><td>1</td><td>PUSHW A</td><td>4</td><td>1</td><td>((SP)) (A),(SP) (SP)-2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>40</td></tr><tr><td>2</td><td>POPW A</td><td>4</td><td>1</td><td>(A) ((SP)),(SP) (SP)+2</td><td>-</td><td>-</td><td>dH</td><td>-</td><td>-</td><td>-</td><td>-</td><td>50</td></tr><tr><td>3</td><td>PUSHW IX</td><td>4</td><td>1</td><td>((SP)) (IX),(SP) (SP)-2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>41</td></tr><tr><td>4</td><td>POPW IX</td><td>4</td><td>1</td><td>(IX) ((SP)),(SP) (SP)+2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>51</td></tr><tr><td>5</td><td>NOP</td><td>1</td><td>1</td><td>No operation</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>00</td></tr><tr><td>6</td><td>CLRC</td><td>1</td><td>1</td><td>(C) 0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>R</td><td>81</td></tr><tr><td>7</td><td>SETC</td><td>1</td><td>1</td><td>(C) 1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>S</td><td>91</td></tr><tr><td>8</td><td>CLRI</td><td>1</td><td>1</td><td>(I) 0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>80</td></tr><tr><td>9</td><td>SETI</td><td>1</td><td>1</td><td>(I) 1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>90</td></tr></table>	No.	MNEMONIC	~	#	Operation	TL	TH	AH	N	Z	V	C	OP CODE	1	PUSHW A	4	1	((SP)) (A),(SP) (SP)-2	-	-	-	-	-	-	-	40	2	POPW A	4	1	(A) ((SP)),(SP) (SP)+2	-	-	dH	-	-	-	-	50	3	PUSHW IX	4	1	((SP)) (IX),(SP) (SP)-2	-	-	-	-	-	-	-	41	4	POPW IX	4	1	(IX) ((SP)),(SP) (SP)+2	-	-	-	-	-	-	-	51	5	NOP	1	1	No operation	-	-	-	-	-	-	-	00	6	CLRC	1	1	(C) 0	-	-	-	-	-	-	R	81	7	SETC	1	1	(C) 1	-	-	-	-	-	-	S	91	8	CLRI	1	1	(I) 0	-	-	-	-	-	-	-	80	9	SETI	1	1	(I) 1	-	-	-	-	-	-	-	90
No.	MNEMONIC	~	#	Operation	TL	TH	AH	N	Z	V	C	OP CODE																																																																																																																								
1	PUSHW A	4	1	((SP)) (A),(SP) (SP)-2	-	-	-	-	-	-	-	40																																																																																																																								
2	POPW A	4	1	(A) ((SP)),(SP) (SP)+2	-	-	dH	-	-	-	-	50																																																																																																																								
3	PUSHW IX	4	1	((SP)) (IX),(SP) (SP)-2	-	-	-	-	-	-	-	41																																																																																																																								
4	POPW IX	4	1	(IX) ((SP)),(SP) (SP)+2	-	-	-	-	-	-	-	51																																																																																																																								
5	NOP	1	1	No operation	-	-	-	-	-	-	-	00																																																																																																																								
6	CLRC	1	1	(C) 0	-	-	-	-	-	-	R	81																																																																																																																								
7	SETC	1	1	(C) 1	-	-	-	-	-	-	S	91																																																																																																																								
8	CLRI	1	1	(I) 0	-	-	-	-	-	-	-	80																																																																																																																								
9	SETI	1	1	(I) 1	-	-	-	-	-	-	-	90																																																																																																																								