



The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

Errata

This errata sheet is for MB90580C Series Hardware Manual Rev.3 (CM44-10111-3E)

F²MC-16LX
16-BIT MICROCONTROLLER
MB90580C Series
HARDWARE MANUAL

2009.4.2

: Corrected part

Date	Page	Item	Description
2008/ 8/18	-	-	See the following page for details.
2009/ 4/2	337	20.4.2	<p>The following description of "■ Transmitter Operation" was corrected as indicated by the shading below.</p> <p>(Error) When the data set in the SODR register is loaded into the transmitter shift register and begins to be transmitted, the TDRE flag is set again and the next transmitter data can be set. If the TIE bit (bit 8) of the SSR register is set to 1 at this time, a transmitter interrupt occurs to the CPU to request the SODR register to set transmitter data.</p> <p>(Correct) When the data set in the SODR register is loaded into the transmitter shift register and begins to be transmitted, the TDRE flag is set again and the next transmitter data can be set. If the TIE bit (bit 8) of the SCR register is set to 1 at this time, a transmitter interrupt occurs to the CPU to request the SODR register to set transmitter data.</p> <p style="text-align: right;">[mcu_doc0621]</p>
2009/ 1/6	539	APPE NDIX B	<p>■ Table B.9-20 XCH Ri, ea Instruction (First Byte = 7E_H) is changed.</p> <ul style="list-style-type: none"> • Error <p>Item "A"</p> <p>Line of +A "W2+d16,A"</p> • Correct <p>Item "A0"</p> <p>Line of +A "@RW2+d16"</p>



Corrections of Hardware Manual

MB90580C series

hm90580c-cm44-10111-3e-corr-x1-00

© Fujitsu Microelectronics Europe GmbH

Addendum, MB90580C Hardware Manual (CM44-10111-3E)

This is the Addendum for the Hardware Manual CM44-10111-3E of the MB90580C Microcontroller series. It describes all known discrepancies of the MB90580C Microcontroller series Hardware Manual.

Ref. Number (Text Link)	Date dd.mm.yy	Version No.	Chapter/Page	Description/Correction
HWM90580001	09.07.01	1.00	Chapter 17	A/D Converter: AVcc value must be same as Vcc
HWM90580002	09.07.01	1.00	Chapter 5	Release from Watch Mode
HWM90580003	09.07.01	1.00	Chapter 1.6	Voltage drop down

Chapter 17: A/D Converter

If the A/D converter is used AVcc must have the same value as Vcc. Otherwise a Latchup could happen.

Chapter 1.8 Precautions on Handling of Device

Watchmode

Condition: Watch Mode Subclock connected(normal operation) or Watchmode, No subclock connected

Description: If MCU has entered the Watch Mode and only the RST Reset signal is asserted, it could happen, that the CPU does not restart correctly.

Workaround: RST and HST reset must be asserted simultaneously.
Also a power-on reset will restart the CPU correctly again.

Chapter 1.8: Precautions on Handling of Device

Voltage Drop down

Condition: Voltage Drop on Vcc, No Subclock connected

Description: If no subclock is connected, it possibly may happen, that after a voltage drop on Vcc, the MCU does not restart correctly, even if RST and HST is asserted simultaneously.

Details: If a voltage drop on Vcc occurs, there is no power-on reset executed, if the voltage Vcc does not drop below under 0.2V for a certain time (toff), which is specified in the DS. See details on Vcc in the corresponding Datasheet. Normally, if HST & RST is asserted afterwards, the MCU would restart correctly. If no subclock is connected, it possibly may happen, that the CPU does not start/work correctly even after RST & HST reset.

Workaround:

- a) The usage of a Subclock is highly recommended. If a Subclock is connected and a RST & HST Reset is asserted (RST = HST, reset simultaneously) the CPU will restart correctly.
- b) Perform a correct power-on Reset (corresponding to Vcc timing specified in Datasheet)