



The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

Errata

This errata sheet is for MB90550A/B Series Hardware Manual Rev.6 (CM44-10103-6E)

F²MC-16LX
16-BIT MICROCONTROLLER
MB90550A/B Series
HARDWARE MANUAL

2009.4.2

: Corrected part

Date	Page	Item	Description																													
2008/8/14	-	-	See the following page for details.																													
2009/4/2	106	5.4.5	<div>The following two columns were added to the right side of "Table 5.4-3 Status of Each Pin in the External Bus 16-Bit Data Bus Mode".</div> <table><tr><th>Pin Name</th><th>Internal ROM access immediately after reset cancellation</th><th>Internal ROM access after external ROM access</th></tr><tr><td>P07 to P00 (AD07 to AD00) , P17 to P10 (AD15 to AD08)</td><td>Output Hi-Z/Input enabled</td><td>Output Hi-Z/Input enabled</td></tr><tr><td>P27 to P20 (A23 to A16)</td><td>Output state (*1)</td><td>Maintains the previous address</td></tr><tr><td>P37(CLK)</td><td>CLK output</td><td>CLK output</td></tr><tr><td>P36(RDY)</td><td rowspan="3">Output Hi-Z/Input enabled</td><td rowspan="3">Output Hi-Z/Input enabled</td></tr><tr><td>P35 (HAKY)</td></tr><tr><td>P34(HRQ)</td></tr><tr><td>P33(WRH)</td><td rowspan="3">"H" output</td><td rowspan="3">"H" output</td></tr><tr><td>P32(WRL)</td></tr><tr><td>P31(RD)</td></tr><tr><td>P30(ALE)</td><td>"L" output</td><td>"L" output</td></tr><tr><td>P47 to P40, P55 to P50, P67 to P60, P87 to P80, P97 to P90, PA4 to PA0</td><td rowspan="2">Output Hi-Z/Input enabled</td><td rowspan="2">Output Hi-Z/Input enabled</td></tr><tr><td>P77 to p70</td></tr></table>	Pin Name	Internal ROM access immediately after reset cancellation	Internal ROM access after external ROM access	P07 to P00 (AD07 to AD00) , P17 to P10 (AD15 to AD08)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled	P27 to P20 (A23 to A16)	Output state (*1)	Maintains the previous address	P37(CLK)	CLK output	CLK output	P36(RDY)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled	P35 (HAKY)	P34(HRQ)	P33(WRH)	"H" output	"H" output	P32(WRL)	P31(RD)	P30(ALE)	"L" output	"L" output	P47 to P40, P55 to P50, P67 to P60, P87 to P80, P97 to P90, PA4 to PA0	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled	P77 to p70
Pin Name	Internal ROM access immediately after reset cancellation	Internal ROM access after external ROM access																														
P07 to P00 (AD07 to AD00) , P17 to P10 (AD15 to AD08)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled																														
P27 to P20 (A23 to A16)	Output state (*1)	Maintains the previous address																														
P37(CLK)	CLK output	CLK output																														
P36(RDY)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled																														
P35 (HAKY)																																
P34(HRQ)																																
P33(WRH)	"H" output	"H" output																														
P32(WRL)																																
P31(RD)																																
P30(ALE)	"L" output	"L" output																														
P47 to P40, P55 to P50, P67 to P60, P87 to P80, P97 to P90, PA4 to PA0	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled																														
P77 to p70																																

[mcu_doc0318]

[mcu_doc0318]

Date	Page	Item	Description																											
2009/4/2	107	5.4.5	<div>The following two columns were added to the right side of "Table 5.4-4 Status of Each Pin in the External Bus 8-Bit Data Bus Mode".</div> <table><tr><th>Pin Name</th><th>Internal ROM access immediately after reset cancellation</th><th>Internal ROM access after external ROM access</th></tr><tr><td>P07 to P00 (AD07 to AD00)</td><td>Output Hi-Z/Input enabled</td><td>Output Hi-Z/Input enabled</td></tr><tr><td>P17 to P10 (AD15 to AD08) , P23 to P20 (A23 to A16)</td><td>Output state</td><td>Maintains the previous address</td></tr><tr><td>P37(CLK)</td><td>CLK output</td><td>CLK output</td></tr><tr><td>P36(RDY)</td><td rowspan="4">Output Hi-Z/Input enabled</td><td rowspan="4">Output Hi-Z/Input enabled</td></tr><tr><td>P35(HAK)</td></tr><tr><td>P34(HRQ)</td></tr><tr><td>P33</td></tr><tr><td>P32(WR)</td><td>"H" output</td><td>"H" output</td></tr><tr><td>P31(RD)</td><td rowspan="4">Output Hi-Z/Input enabled</td><td rowspan="4">Output Hi-Z/Input enabled</td></tr><tr><td>P30(ALE)</td></tr><tr><td>P27 to P24, P47 to P40, P55 to P50, P67 to P60, P87 to P80, P97 to P90, PA4 to PA0</td></tr><tr><td>P77 to p70</td></tr></table>	Pin Name	Internal ROM access immediately after reset cancellation	Internal ROM access after external ROM access	P07 to P00 (AD07 to AD00)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled	P17 to P10 (AD15 to AD08) , P23 to P20 (A23 to A16)	Output state	Maintains the previous address	P37(CLK)	CLK output	CLK output	P36(RDY)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled	P35(HAK)	P34(HRQ)	P33	P32(WR)	"H" output	"H" output	P31(RD)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled	P30(ALE)	P27 to P24, P47 to P40, P55 to P50, P67 to P60, P87 to P80, P97 to P90, PA4 to PA0	P77 to p70
Pin Name	Internal ROM access immediately after reset cancellation	Internal ROM access after external ROM access																												
P07 to P00 (AD07 to AD00)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled																												
P17 to P10 (AD15 to AD08) , P23 to P20 (A23 to A16)	Output state	Maintains the previous address																												
P37(CLK)	CLK output	CLK output																												
P36(RDY)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled																												
P35(HAK)																														
P34(HRQ)																														
P33																														
P32(WR)	"H" output	"H" output																												
P31(RD)	Output Hi-Z/Input enabled	Output Hi-Z/Input enabled																												
P30(ALE)																														
P27 to P24, P47 to P40, P55 to P50, P67 to P60, P87 to P80, P97 to P90, PA4 to PA0																														
P77 to p70																														
			[mcu_doc0318]																											
2009/1/6	467	APPEN DIX B	<div>■Table B.9-20 XCH Ri, ea Instruction (First Byte = 7E_H) is changed.</div> <div><div>• Error</div><div>Item "A"</div><div>Line of +A "W2+d16,A"</div></div> <div><div>• Correct</div><div>Item "A0"</div><div>Line of +A "@RW2+d16"</div></div>																											



Corrections of Hardware Manual

MB90550

hm90550a-cm44-10103-6e-corr-x1-00

© Fujitsu Microelectronics Europe GmbH

Addendum, MB90550 Hardware Manual (CM44-10103-6E)

This is the Addendum for the Hardware Manual CM44-10103-6E of the MB90550 microcontroller series. It describes all known discrepancies of the MB90550 microcontroller series Hardware Manual.

Ref. Number (Internal ref. number) (Text Link)	Date dd.mm.yy	Version No.	Chapter/Page	Description/Correction
HWM90550001	12.05.04	1.00	19	I ² C Interface, Note added
HWM90550002	26.09.05	1.01		Short Name of register is ECSR

CHAPTER 19 I²C INTERFACE

Restriction of specification at sending General Call Address for MCU with I2C

When using Multi-Master mode for I2C and another Master is sending a General Code Address at same time as Fujitsu MCU, an arbitration lost* occurs after 2nd byte.

Under following conditions the restriction do not exist:

- No usage of I2C peripheral
- Usage of I2C with Single Master system
- Usage of I2C with Multi Master system, no General Call Address used
- Usage of I2C with Multi Master system, General Call Address used by Fujitsu MCU, only
- Usage of I2C with Multi Master system, General Call Address used. If the value of data, send by Fujitsu MCU, is smaller than another transfer data, the arbitration lost does not occur.

*: If the data value is smaller than another one, oneself never has "Arbitration lost" because one with large transmission data value will have "Arbitration lost".

The short name of the bus control signal selection register is ECSR. The hardware manual uses sometimes EPCR instead of ECSR.