

Two-Pole Elliptical Low-Pass Filter Datasheet ELPF2 V 1.20

Copyright © 2009-2014 Cypress Semiconductor Corporation. All Rights Reserved.

Resources	PSoC® Blocks			API Memory (Bytes)		Pins (per External I/O)
	Digital	Analog CT	Analog SC	Flash $\pm 3\%$	RAM	
CY8C29/28/24xxx, CY8C27x43	0	0	2	0	135	0


For one or more fully configured, functional example projects that use this user module go to www.cypress.com/psocexampleprojects

Features and Overview

- User-programmable gain
- User-programmable corner frequency (from 20 Hz to 150 kHz), Notch frequency, and damping ratio with no external components
- Filter corner-frequency stability directly derived from clock accuracy
- Filter sampling rates up to 1.5 MHz

The ELPF2 User Module implements a general purpose two-pole elliptical low-pass filter with a pair of elliptical zeroes at user selectable frequencies. The zeroes result in notches in the transfer function, intended to get rid of specific frequencies. Damping ratio are functions of the clock frequency and the ratios of the capacitor values calculated automatically based on the user parameters preset (Corner, Sample and Notch frequency, Gain, Filter type). Any of the classical all-pole filter configurations (Butterworth, Bessel, and Chebyshev) can be implemented. You can also select custom filter configuration, enter values for complex poles. The corner frequency can be set very accurately or adjusted by controlling the sample rate clock. The filter output can drive the analog output bus.

Figure 1. ELPF2 Block Diagram



Functional Description

In the frequency domain, the elliptical two-pole low-pass filter has the frequency response:

Equation 1


$$\frac{V_{OUT}}{V_{IN}} = \frac{(\omega_n \omega_0)^2 \left(1 + \left(\frac{s}{\omega_n \omega_z}\right)^2\right)}{s^2 + sd\omega_n \omega_0 + (\omega_n \omega_0)^2}$$

In Equation 1, d is the damping ratio, ω_0 is the natural frequency, and ω_n is the normalized -3 dB frequency and ω_z is the location of the notch. In-band performance is determined by damping ratio and natural frequency. The standard Butterworth filter has monotonic amplitude performance and maximally flat phase shift in the pass band. Filters with low damping ratios (Chebyshev) have flatter in-band amplitude characteristics, but non-linear phase shift in the pass band and pulse response characterized by ringing. Filters with high damping ratios (Bessel) have linear phase shift in the pass band and pulse response characteristics with minimum over-shoot, but reduced near out-of-band attenuation. Values for d and ω_0 are readily available in any filter design reference. All of these filter forms can be realized by adjusting the ratios of capacitors in the switched capacitor PSoC blocks.

Two-pole filters normally have out-of-band attenuation asymptotic to 12 dB per octave (-6 dB per octave per pole). In the elliptical filter, the zeros in the numerator flatten the response above the notch frequency and limit the attenuation to $20 \cdot \log(\omega_0^2/\omega_z^2)$.

The basic form of the biquad filter is a pair of integrators with controlled DC and frequency-dependent feedback paths. The biquad can be understood by examining the standard RC form, shown in Figure 2:

Figure 2. RC-Biquad Block Diagram



The typical RC-biquad low-pass uses 3 opamps. The transfer function of the RC biquad elliptical notch filter is:

Equation 2

$$\frac{V_{OUT}}{V_{IN}} = \frac{\frac{R_2}{R_1} (1 + s^2 R_2 R_3 C_A C_{PP}) \frac{1}{R_2 R_3 C_A C_B}}{s^2 + \frac{s R_2 C_4}{R_2 R_3 C_A C_B} + \frac{1}{R_2 R_3 C_A C_B}}$$

$$\omega_n \omega_0 \sqrt{\frac{C_B}{C_{PP}}}$$

The zero location resolves to

The switched capacitor implementation is not as easy. In the PSoC switched capacitor implementation, the center inverting opamp is eliminated by reversing the polarity of the gain of the output block. Resistors are transformed into the switched capacitors, as seen by comparing the schematics of the RC biquad and the switched capacitor implementation.

Because of the nature of switched capacitor circuits as time-sampled devices, the transfer function is developed in the time domain, where z^{-1} is the time delay of one sample period, rather than the frequency domain ($s=j\omega$). The transfer function is converted to the frequency domain using the bilinear transform. The transfer function resolves to:

Equation 3

$$\frac{V_{OUT}}{V_{IN}} = \frac{-\frac{C_1}{C_2} \frac{\left(1 + \left(\frac{s}{2f_s}\right)^2 \left(\frac{C_{PP}C_A}{C_1C_3} - \frac{1}{4}\right)\right) f_s^2}{\left(\frac{C_A C_B}{C_2 C_3} - \frac{1}{4} - \frac{1}{2} \frac{C_4}{C_2}\right)}}{s^2 + \frac{C_4}{C_2} \frac{s f_s}{\left(\frac{C_A C_B}{C_2 C_3} - \frac{1}{4} - \frac{1}{2} \frac{C_4}{C_2}\right)} + \frac{f_s^2}{\left(\frac{C_A C_B}{C_2 C_3} - \frac{1}{4} - \frac{1}{2} \frac{C_4}{C_2}\right)}}$$

Evaluating this equation with the standard form of Equation 1 yields a set of design equations for gain, G, corner frequency $\omega_n \omega_0$ and damping ratio, d:

Equation 4

$$G = -\frac{C_1}{C_2}$$

Equation 5

$$\omega_n \omega_0 = \frac{f_s (C_2 C_3)^{\frac{1}{2}}}{\left(C_A C_B - \frac{C_2 C_3}{4} - \frac{C_4 C_3}{2}\right)^{\frac{1}{2}}}$$

Equation 6

$$d = \frac{C_4 \left(\frac{C_3}{C_2}\right)^{\frac{1}{2}}}{\left(C_A C_B - \frac{C_2 C_3}{4} - \frac{C_4 C_3}{2}\right)^{\frac{1}{2}}}$$

The numerator of Equation 3 has an s^2 term, which results in reduced filter attenuation as the signal frequency approaches half of the Nyquist rate (that is, the sampling rate f_s). Higher sample rates result in filter performance closer to the standard form of Equation 1 and smoother waveforms.

The C_{PP} value is calculated from the input data and the other already-calculated values:

Equation 7

$$C_{PP} = \text{int} \left[C_1 C_2 C_A \left(\frac{f_{\text{SAMPLE}}}{2\pi f_{\text{ZERO}}} \right)^2 + 0.5 \right]$$

In Equation 7, f_{SAMPLE} is the sample frequency (in samples per second) and f_{ZERO} is the notch frequency in Hz. For more info see the ELPF2 block diagram.

The location of the notch at the zero frequency is designed to be a function of capacitor ratios. The depth of the notch is limited by parasitic capacitances in the SC blocks to about 50 dB. The notch adds a frequency dependent term in the numerator of the transfer function which attenuates the in-band response:

Equation 8

$$H(S) = 1 - \left(\frac{f_{\text{signal}}}{f_{\text{zero}}} \right)^2$$

The closer the zero is to the nominal corner frequency, the greater the attenuation. If better band flatness is required, you can compensate this effect by changing the damping factor of the transfer function poles by using the custom filter configuration.

Power Setting for Applications

Switched capacitor block power and bias settings determine the performance of the filters. The power mode is selected using user module APIs. The bias is selected using the "Opamp Bias" parameter in the global resources window of PSoC Designer. Power and bias settings determine the opamp operating current, which in turn determines the Slew Rate (SR). The opamp slew rate is 4 V/ μ sec when power and bias are both set High. It is reduced by $\frac{1}{2}$ for each step down in power and bias. The slew rate required to faithfully deliver the signal is dependent on peak voltage (V_{pk}) and frequency (f).

The filter's output signal slews from its old value to its new value during one half of one phase of the clock. As a result, the filter requires an opamp slew rate four times the slew rate of the signal.


$$SR = 4 \times (2\pi V_{pk} F)$$

The maximum operating frequency for rail-rail output for $V_{DD} = 5.0$ V is given in the following table:

Power,Bias	kHz
P,B=H,H	64
P,B=H,L	32
P,B=M,H	16
P,B=M,L	8
P,B=L,H	4
P,B=L,L	2

In this table, P = Power, B = Opamp Bias, L = Low, H = High and M = Medium. For lower signal levels, the allowed peak voltage is shown in the following graph.

Figure 3. Peak Voltage for Lower Signal Levels



The filter output is an internal signal. It must be buffered if driven off-chip. The buffer has a slew rate of 0.65 V/ μ sec. The operating frequency limits of the buffer are shown in the previous graph.


Filter Design

The design objective is usually to achieve the highest possible sample rate (f_{clk}), for the best waveform fidelity and minimum aliasing of out-of-band signals. Other system requirements (for example, shared clocks) may determine sample rates; capacitor values may be tailored to achieve the required sample rate.

The ELPF2 gives three alternatives for determining the capacitor values. PSoC Designer gives a filter design wizard to automate the procedure for two-pole filters. This same procedure is implemented in the spreadsheet, *ELPF2 Design.xls*, which may be obtained from the “Documentation...” entry in PSoC Designer’s Help menu. A similar design procedure for two pole pair (fourth order) filters is automated in a separate Microsoft Excel spreadsheet, *ELPF4 Design.xls*. Design constraints enforced by the wizard may be modified experimentally in the spreadsheets. For the ultimate in hands-on control over the design process, see the appendix at the end of this user module datasheet for a numerical procedure that may be carried out manually. It also gives an example showing how the procedure works for a Butterworth filter with a 1 kHz corner frequency.

To use the PSoC Designer’s built in Filter Design Wizard, first place an ELPF2 instance in the analog array. Right-click on the user module and choose “ELPF2 Wizard...” from the pop up menu. The resulting dialog, shown in the following figure, describes a simple iterative procedure for designing the transfer function:

Figure 4. ELPF2 Filter Design Wizard Dialog Box



Scrolling down in the dialog reveals the table of values used to plot the magnitude response. Values from this table may be cut and pasted into spreadsheets or other tools for further graphing and analysis.

DC and AC Electrical Characteristics

The following values are indicative of expected performance and based on initial characterization data. Unless otherwise specified, all limits guaranteed for $T_J = +25^{\circ}\text{C}$, $V_{DD} = 5.0\text{V}$, Power HIGH, Opamp bias LOW, output referenced to Analog Ground = $2 \cdot V_{BAndGap}$

Table 1. 5.0V ELPF2 DC Electrical Characteristics

Parameter	Typical	Limit	Units	Conditions and Notes
DC Offset Voltage ¹	18	--	mV	Reference to Analog Ground
DC Gain Error ²	1.55	--	%	
Operating Current				
Low Power	290	--	μA	
Medium Power	1065	--	μA	
High Power	4015	--	μA	

Table 2. 5.0V ELPF2 AC Electrical Characteristics

Parameter	Typical	Limit	Units	Conditions and Notes
Maximum Clock Frequency ³				
Low Power	--	2	MHz	
Medium Power	--	4	MHz	
High Power	--	8	MHz	
Corner Frequency Error	2.3	--	%	Deviation from Nominal ²
Damping Ratio Error	1.85	--	%	
Noise ⁴	2140	--	nV/ $\sqrt{\text{Hz}}$	

The following values are indicative of expected performance and based on initial characterization data. Unless otherwise specified in the following tables, limits guaranteed for TA = 25°C, VDD = 3.3 V, Power HIGH, Opamp bias LOW, output referenced to Analog Ground = VDD/2.

Table 3. 3.3V ELPF2 DC Electrical Characteristics

Parameter	Typical	Limit	Units	Conditions and Notes
DC Offset Voltage ¹	14	--	mV	Reference to Analog Ground
DC Gain Error ²	1.65	--	%	
Operating Current				
Low Power	225	--	μA	
Medium Power	850	--	μA	
High Power	3275	--	μA	

Table 4. 3.3V ELPF2 AC Electrical Characteristics,

Parameter	Typical	Limit	Units	Conditions and Notes
Maximum Clock Frequency ³				
Low Power	--	2	MHz	
Medium Power	--	4	MHz	
High Power	--	8	MHz	
Corner Frequency Error	2.15	--	%	Deviation from Nominal ²
Damping Ratio Error	1.9	--	%	
Noise ⁴	1880	--	nV/ $\sqrt{\text{Hz}}$	

Note Electrical Characteristics

1. Typical DC offset found using 1 kHz filter with Q's of 3, 5 and 15; C2=1 through 16; C3=3, 10 and 25. C1, C4 and Cpp are calculated using filter design spreadsheet.
2. Deviation values determined from nominal filter: fcenter=1 kHz Butterworth, unity gain, C1=1, C2=3, C3=31, C4=1, fclock=20.3 kHz, Q=10.
3. Sample rate is one fourth of column clock frequency.
4. Noise found at 1 kHz using a 10 kHz filter.

Unless otherwise specified, all limits guaranteed for $T_J = -40^{\circ}\text{C}$ to, $+85^{\circ}\text{C}$, $V_{DD} = 5.0\text{V} \pm 10\%$, Power HIGH, Opamp bias LOW, output referenced to Analog Ground = $2 \cdot V_{\text{BandGap}}$.

Table 5. 5.0V ELPF2 DC Electrical Characteristics

Parameter	Typical ¹	Limit ²	Units	Conditions ¹ and Notes
Offset Voltage ⁵	42		mV	see graph
DC Gain Error	1.55		%	Ref Design = 1.0 kHz Butterworth ³
Operating Current				
Low Power	250	--	μA	
Medium Power	560	--	μA	
High Power	1560	2000	μA	

Table 6. 5.0V ELPF2 AC Electrical Characteristics

Parameter	Typical ¹	Limit ²	Units	Conditions and Notes
Corner Frequency Deviation	--	2.5	%	Deviation from Nominal
Damping Ratio Deviation	--	2.6	%	Deviation from Nominal
Noise	--	8.0	mV rms	
Clock Frequency				
Low Power	--	2.0	MHz	
Medium Power	--	4.0	MHz	
High Power	--	8.0	MHz	

Unless otherwise specified in the following tables, limits guaranteed for $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 3.0$ to 3.6 V , Power HIGH, Opamp bias LOW, output referenced to Analog Ground = $V_{DD}/2$.

Table 7. 3.3V ELPF2 DC Electrical Characteristics

Parameter	Typical ¹	Limit ²	Units	Conditions and Notes
Offset Voltage ⁵	42		mV	see graph
DC Gain Error	1.65		%	Ref Design = 1.0 kHz Butterworth ³
Operating Current				
Low Power	200	--	μA	
Medium Power	500	--	μA	
High Power	1280	1800	μA	

Table 8. 3.3V ELPF2 AC Electrical Characteristics

Parameter	Typical ¹	Limit ²	Units	Conditions and Notes
Corner Frequency Deviation ³	--	2.5	%	
Damping Ratio Deviation ³	--	2.6	%	
Noise	--	6.0	mV rms	
Clock Frequency ⁴				
Low Power	--	1.0	MHz	
Medium Power	--	2.0	MHz	
High Power	--	4.0	MHz	

Note Electrical Characteristics


1. Typical values represent parametric norm at $+25^{\circ}\text{C}$.
2. Limits are guaranteed by testing or statistical analysis.
3. Reference design $C1=1$, $C2=1$, $C3=2$, $C4=31$, $CA=32$, $CB=32$, $f(\text{sample})=139.2\text{ kHz}$, damping ratio = 1.392.
4. Clock frequency is for filter of Note 3, with corner frequency scaled with clock.
5. 1kHz filter, $f_{\text{clk}}=35\text{ kHz}$, horizontal inverting topology, $C1=C2=8$, $C3=16$, $C4=31$, $CA=CB=32$.

Performance Notes

Errors in gain and phase for the filter are only significant near the corner frequency. Other selections can be made for filter capacitor values. C2 and C3 ratios can be adjusted to allow better resolution in the damping ratio. Setting CA or CB equal to 16 allows additional resolution in the damping ratio setting, but at the cost of reducing sample rate from the maximum possible value.

The gains in signal fidelity, as a result of increased sample rate, may out-weigh transfer function error as a result of non-ideal pole location. Lowering the sampling rate (by increasing C1 and C2) has the effect of reducing the attenuation approaching the Nyquist rate.

Figure 5. Filter Performance versus Over-Sampling Ratio




Filter performance deviates by some degree from the standard form as a result of the effects of opamp open loop gain, absolute capacitor value and filter placement. While low-pass filters above 100 kHz are mathematically possible, opamp performance limitations may make these choices unstable. Filters with corner frequencies above 40 kHz must have user module power set to "HIGHPOWER" and OpAmp Bias set to "High" in the Global Parameters window. For a given filter characteristic, there may be many capacitor value solutions which meet the requirement, but each variation has a different sample rate. In general, increasing the capacitor values decreases the oversampling ratio (that is, ratio of sample rate to nominal -3 dB frequency). For the highest oversample ratio, and smoothest output waveform, the filter should be built starting with the lowest possible value of C2 in either the design spreadsheet, design wizard or "by hand" derivation using the design equations. In all cases, the selected sample rate must be less than the maximum of 1.5 MHz (column clock = 4.0 MHz); higher frequency filters require lower oversample ratios to meet this requirement. The numerator of Equation 3 shows a pair of complex zeros at 2fs. As the sample frequency is reduced, the effect of these zeros becomes ever stronger, peaking the upper band edge.

Charge injection in the internal switch topology limits DC performance of the filter. This effect has a random component and a placement determined component.

Note Scaling the filter by increasing the value of C2 (and C1 and C3), results in reduced DC offset error. See the following figure for graphical representation of how the value of C2 affects the offset error:

The C1, C2, and C3 values are multipliers which are entered into the ELPF2 wizard. These multipliers are coefficients with Csc from the DC Analog PSoC Block Specifications from the device datasheet.

Figure 6. Typical Offset Dependence on Capacitor Value




Placement

The Device Editor maps the logical FLIN and FLOUT blocks onto a pair of horizontally adjacent switched capacitor PSoC blocks in the device's analog array. There are several ways to construct the biquad filter circuit out of the analog PSoC blocks. Each construction uses different capacitors and connections within the FLIN and FLOUT blocks. The ELPF2 User Module functions only with a horizontal placement and only with an inverting polarity.

Wizard

Filter Configuration Wizard Window

Figure 7. Main Configuration Window



The main configuration window consists of the following (the numbers correspond to the numbers shown in the screenshot):

1. Filter input parameters panel
2. Filter output parameters panel
3. Filter frequency response plot panel
4. Wizard controls panel

Filter Input Parameters and Characteristics

Figure 8. Standard Filter Approximation




Figure 8 shows the 'Filter Parameters' dialog box for a standard filter approximation. The parameters are as follows:

Parameter	Value
F corner (Hz)	140000
Notch Freq. (Hz)	400000
Filter Type	Butterworth
F sample (Hz)	1200000
Gain (dB)	0.0

Figure 9. Custom Complex Pole




Figure 9 shows the 'Filter Parameters' dialog box for a custom complex pole filter. The parameters are as follows:

Parameter	Value
F corner (Hz)	140000
Notch Freq. (Hz)	400000
Filter Type	Custom w/Complex Poles
F sample (Hz)	1200000
Gain (dB)	0.0
Pole Location, Real Part	0.150
Pole Location, Imaginary Part	0.150

Figure 10. Custom Real Pole




Figure 10 shows the 'Filter Parameters' dialog box for a custom real pole filter. The parameters are as follows:

Parameter	Value
F corner (Hz)	140000
Notch Freq. (Hz)	400000
Filter Type	Custom w/Real Poles
F sample (Hz)	1200000
Gain (dB)	0.0
Pole Location, Real Part	0.150

F corner

Enter the desired corner frequency for your filter here.

F notch

Enter the desired notch frequency for your filter here.

F sample

Enter the desired sample frequency for your filter here.

Gain (dB)

Enter the desired gain for your filter in dB here.

Filter Type

Select the type of approximation you want to use in the design.

Real Part (Pole Location of)

Enter the real part of filter pole location on the complex plane when customizing the filter characteristics.

Imaginary Part (Pole Location of)

Enter the imaginary part of filter pole location on the complex plane when customizing the filter characteristics.

Filter Output Parameters and Characteristics

Figure 11. Output Parameters of ELPF2 User Module

Calculated Values	
Damping Ratio (d):	2
Calculated d:	2.014
Scaled F0:	21993.79
Gain (V/V):	1
Calc Gain (C1/C2):	1
C1:	11
C2:	11
C3:	27
C4:	30
C _{pp} :	4
Divide by n:	5
Column Clock (Hz):	4800000
Oversampling Ratio:	8.6

Damping Ratio (d)

Nominal damping ratio of the filter.

Calculated d

Expected damping ratio of the designed filter.

Scaled F0

Expected roll-off frequency of designed filter.

Gain(V/V)

Requested voltage gain of filter.

Calc Gain (C1/C2)

Expected voltage gain of the designed filter.

C1

C1 capacitance value of the designed filter.

C2

C2 capacitance value of the designed filter.

C3

C3 capacitance value of the designed filter.

C4

C4 capacitance value of the designed filter.

C_{pp}

C_{pp} capacitance value of the designed filter.

Divided by n

Calculated divider for filter input clock. Use this divider number when configuring PSoC clock dividers and the column clock where the filter is placed.

Column Clock (Hz)


Calculated column clock for the designed filter. Use this value when configuring PSoC clock dividers and the column clock where the filter is placed.

Oversampling Ratio

The oversampling ratio of the designed switched-capacitor filter.

Filter Response Plot

Figure 12. Filter Frequency Response Plot



Frequency Response of Designed Filter


The area where the two frequency response plots are displayed – one for the nominal (desired) filter and another for the expected (capable to be implemented on PSoC).

Frequency Scale Selector

Select the frequency axis scale that is most representative for you.

Wizard Controls

Figure 13. Wizard Controls Panel



Help

This button calls this user module datasheet, which has information on how to use the user module wizard. The datasheet's Wizard section describes wizard usage.

OK

This button applies the parameters of the designed filter to the ELPF2 User Module if the obtained characteristics meet the requirements of your design.

Print

Press this button if you need to print the Filter Configuration window with all parameters and plot data.

Cancel

This button closes the Filter Configuration window without any modifications of ELPF2 User Module.

Parameters and Resources

To make an elliptical low-pass filter, place an instance of the ELPF2 User Module in the Device Editor's analog array. Connect the inputs and configure the analog bus connection and clock resources. Each of these parameters are discussed in this section.

Input

Inputs to the filter are driven by the outputs of the adjacent PSoC blocks. You can make input selections in the Device Editor.

AnalogBus

The output of the FLOUT block can be connected to the analog column output bus. This enables connection to the Analog Output Buffer for the same column and prevents analog output-bus access of other user modules in the same column. All interconnections are configured using the Device Editor.

Capacitor Values C1, C2, C3, C4, and CPP

The ratios of these five capacitor values determine the frequency and phase response of the filter. The names refer to the capacitors drawn in the ELPF2 Schematic Diagram. C1 through C4 including C_{PP} take values from 0 to 31 (though values greater than zero are required for meaningful transfer functions). Design of the transfer function may be accomplished using automated or manual procedures. To access the built-in design tool, right-click on the placed filter and choose "ELPF2 Wizard..." from the pop up menu. See the Filter Design section for more information on design.

Gain

This sets gain and establishes the ratio of C1 to C2.

Corner Frequency

This property gives filter corner frequency selection in range from 20 Hz to 150 kHz.

Notch Frequency

This property sets filter notch frequency selection in the range from 20 Hz to 600 kHz (up to $f_{SAMPLE}/2$).

Filter type

This property provides selection of classical all-pole filter configurations (Butterworth, Bessel, and Chebyshev) to be combined with the notch. You can also select custom filter configuration and enter values for real or complex poles.

Sample Frequency (column clock/4)

The required Sample Frequency, equivalent to the column clock divided by 4, for the filter is calculated using the design equations in the Functional Description section. Unlike the other user module parameters, the Sample Frequency does not appear in the list of user module parameters underneath the Device Editors list of Global Resources. In addition, unlike signal inputs that are specific to a particular user module, the Sample Frequency (column clock/4) serves an entire analog column. The column clocks for all filter PSoC blocks must be the same.

Where horizontal placement of blocks is selected, both column clocks must be driven from the same source to have the same sample frequency. Each column-clock generator divides its input by four to produce $\phi 1$ and $\phi 2$, the internal clocks in the blocks, so the source must be four times faster than the desired filter sample frequency.

Choices for the clock source include any of the digital PSoC blocks and the system clock dividers. All of the Timer, Counter, and Pulse-Width Modulator (PWM) User Modules are suitable choices when system clock dividers must be consigned to other uses.

The clock source to the column clock is selected using the CLK multiplexer, for each column in the Device Editor. The system clocks are direct inputs to this multiplexer. When PSoC blocks are used for clock generation, they are connected through the ACLK0 and ACLK1 multiplexers to the CLK multiplexer.

Application Programming Interface

The Application Programming Interface (API) routines are given as part of the user module to allow the designer to deal with the module at a higher level. This section specifies the interface to each function together with related constants provided by the “include” files.

Note

In this, as in all user module APIs, the values of the A and X register may be altered by calling an API function. It is the responsibility of the calling function to preserve the values of A and X before the call if those values are required after the call. This “registers are volatile” policy was selected for efficiency reasons and has been in force since version 1.0 of PSoC Designer. The C compiler automatically takes care of this requirement. Assembly language programmers must ensure their code observes the policy, too. Though some user module API function may leave A and X unchanged, there is no guarantee they may do so in the future.

For Large Memory Model devices, it is also the caller's responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP, and MVW_PP registers. Even though some of these registers may not be modified now, there is no guarantee that will remain the case in future releases.

Entry points are given to initialize the ELPF2 User Module, change power settings, and disable the user module.

ELPF2_Start

Description:

Performs all required initialization for this user module and sets the power level for the switched capacitor PSoC blocks.

C Prototype:

```
void ELPF2_Start(BYTE bPowerSetting)
```

Assembly:

```
mov    A, bPowerSetting
```

```
lcall  ELPF2_Start
```

Parameters:

bPowerSetting: One byte that specifies the power level to both analog PSoC blocks. Following reset and configuration, the PSoC blocks assigned to the instrumentation amplifier are powered down. Symbolic names provided in C and assembly, and their associated values, are listed in the following table:

Symbolic Name	Value
ELPF2_LOWPOWER	1
ELPF2_MEDPOWER	2
ELPF2_HIGHPower	3

Note For proper performance, filters with corner frequencies above 40 kHz should (1) use ELPF2_HIGHPower and (2) set the global parameter “Opamp Bias” to High in the Global Parameters window.

Return Value:

None

Side Effects:

The A and X registers may be altered by this function.

ELPF2_SetPower

Description:

Sets the power level for the switched capacitor PSoC blocks. May be used to turn the blocks in the user module off and on.

C Prototype:

```
void  ELPF2_SetPower(BYTE bPowerSetting)
```

Assembly:

```
mov    A, bPowerSetting
lcall  ELPF2_SetPower
```

Parameters:

bPowerSetting: One byte that specifies the power level to both analog PSoC blocks.

Return Value:

None

Side Effects:

The A and X registers may be altered by this function.

ELPF2_SetC1, SetC2, SetC3, SetC4 and SetCPP

Description:

Sets the value of specific capacitors in the user module. This allows adjustment of gain by modifying C1, and alteration of filter transfer characteristics by adjusting the other values. Note that the value of C1 determines the notch frequency. If C1 is modified to change gain, then the value of C_{PP} may have to be adjusted to maintain the desired notch frequency.

C Prototype:

```
void ELPF2_SetC1(BYTE bCapValue)
void ELPF2_SetC2(BYTE bCapValue)
void ELPF2_SetC3(BYTE bCapValue)
void ELPF2_SetC4(BYTE bCapValue)
void ELPF2_SetCPP(BYTE bCapValue)
```

Assembly:

```
mov    A, bCapValue
lcall  ELPF2_SetC1          ; or, lcall  ELPF2_SetC2 (or SetC3 or SetC4 or
SetCPP)
```

Parameters:

bCapValue: Integer value from 0 to 31 for C1, C2, C3, C4 and CPP (see the ELPF2 Schematic Drawing). Values outside this range are truncated to 31.

Return Values:

None

Side Effects:

The A and X registers may be altered by this function.

ELPF2_Stop

Description:

Powers the user module off.

C Prototype:

```
void ELPF2_Stop(void)
```

Assembly:

```
lcall  ELPF2_Stop
```

Parameters:

None

Return Value:

None

Side Effects:

The A and X registers may be altered by this function.

Sample Firmware Source Code

In C, using the low-pass filter is as simple as using the Start API to begin operation and calling the Stop API when done.

```
//
// This sample shows how to create a Low Pass Filter with corner frequency 1kHz.
//
// OVERVIEW:
//
// The ELPF2 input/output can be routed to any analog pin or adjacent analog block
// depending on placement.
// In this example the ELPF2 input is routed to P0[3] and the output is routed to P0[5].
//
//The following changes need to be made to the default settings in the Device Editor:
//
// 1. Place the ELPF2 user module onto ASC10 and ASD11 blocks.
// 2. Rename the User Module's instance name to ELPF2.
// 3. Run the ELPF2 Wizard from the context menu.
//    - Set the F corner (Hz) parameter to 1000
//    - Set the F sample (Hz) parameter to 100000
//    - Set the Notch Freq.(Hz) parameter to 2000
//    - Leave the Gain and Filter Type parameters by default
//      ("0.0" and "Butterworth" respectively)
//    - Click the "OK" button
// 4. Set ELPF2's Input parameter to ACB00.
// 5. Set ELPF2's AnalogBus parameter to AnalogOutBus_0.
// 6. Set ELPF2's Polarity parameter to Non-Inverting.
// 7. Leave the rest of UM parameters by default.
// 8. Set the AnalogColumn_Clock_0 and AnalogColumn_Clock_1 to VC2
//    (on the interconnect view)
// 9. Set the AnalogOutBuf_1 to Port_0_5 (on the interconnect view).
// 10. Place the PGA UM onto ACB00 block.
// 11. Rename the User Module's instance name to PGA.
// 12. Set the PGA's Gain parameter to 1.000.
// 13. Set the PGA's Input parameter to AnalogColumn_InputMUX_0.
// 14. Set the PGA's Reference parameter to AGND.
// 15. Set the PGA's AnalogBus parameter to Disable.
// 16. Set the AnalogColumn_InputMux_0 to Port_0_3 (on the interconnect view)
//
// CONFIGURATION DETAILS:
//
// 1. The UM's instance names have to be shortened to ELPF2 and PGA.
// 2. The Analog Column clock should be 400 kHz to get the 1kHz low Pass Filter with
//    Over Sampling Ration = 100.
//
// PROJECT SETTINGS:
//
// 1. Set the VC1=SysClk/N to 15
// 2. Set the VC2=VC1/N to 4
// 3. Set the A_Buff_Power to High
//
// USER MODULE PARAMETER SETTINGS:
//
// -----
// UM          Parameter          Value          Comments
```

```
// -----
//  ELPF2      Name      ELPF2      UM's instance name
//           Input      ACB00
//           C1         1         Set by Wizard
//           C2         1         Set by Wizard
//           C3         4         Set by Wizard
//           C4        23         Set by Wizard
//           CPP         8         Set by Wizard
//           AnalogBus   AnalogOutBus_1
//
//  PGA      Name      PGA      UM's instance name
//           Gain      1.000
//           Input     AnalogColumn_InputMUX_0
//           Reference  AGND
//           AnalogBus  Disable
// -----

/* Code begins here */

#include <m8c.h>          // part specific constants and macros
#include "PSoCAPI.h"     // PSoC API definitions for all User Modules

void main(void)
{
    // M8C_EnableGInt ;          // Uncomment this line to enable Global Interrupts
    PGA_Start(PGA_HIGHPOWER);    // Turn on the PGA UM
    ELPF2_Start(ELPF2_HIGHPOWER); // Turn on the ELPF2 UM
}
```

The equivalent assembly language code is:

```
;
; This sample shows how to create a Low Pass Filter with corner frequency 1kHz.
;
; OVERVIEW:
;
; The ELPF2 input/output can be routed to any analog pin or adjacent analog block
; depending on placement.
; In this example the ELPF2 input is routed to P0[3] and the output is routed to P0[5].
;
; The following changes need to be made to the default settings in the Device Editor:
;
; 1. Place the ELPF2 user module onto ASC10 and ASD11 blocks.
; 2. Rename the User Module's instance name to ELPF2.
; 3. Run the ELPF2 Wizard from the context menu.
;    - Set the F corner (Hz) parameter to 1000
;    - Set the F sample (Hz) parameter to 100000
;    - Set the Notch Freq.(Hz) parameter to 2000
;    - Leave the Gain and Filter Type parameters by default
;    ("0.0" and "Butterworth" respectively)
;    - Click the "OK" button
; 4. Set ELPF2's Input parameter to ACB00.
; 5. Set ELPF2's AnalogBus parameter to AnalogOutBus_0.
; 6. Set ELPF2's Polarity parameter to Non-Inverting.
; 7. Leave the rest of UM parameters by default.
```

```
; 8. Set the AnalogColumn_Clock_0 and AnalogColumn_Clock_1 to VC2
; (on the interconnect view)
; 9. Set the AnalogOutBuf_1 to Port_0_5 (on the interconnect view).
; 10. Place the PGA UM onto ACB00 block.
; 11. Rename the User Module's instance name to PGA.
; 12. Set the PGA's Gain parameter to 1.000.
; 13. Set the PGA's Input parameter to AnalogColumn_InputMUX_0.
; 14. Set the PGA's Reference parameter to AGND.
; 15. Set the PGA's AnalogBus parameter to Disable.
; 16. Set the AnalogColumn_InputMux_0 to Port_0_3 (on the interconnect view)
;
; CONFIGURATION DETAILS:
;
; 1. The UM's instance names have to be shortened to LPPF2 and PGA.
; 2. The Analog Column clock should be 400 kHz to get the 1kHz low Pass Filter
;    with Over Sampling Ration = 100.
;
; PROJECT SETTINGS:
;
; 1. Set the VC1=SysClk/N to 15
; 2. Set the VC2=VC1/N to 4
; 3. Set the A_Buff_Power to High
;
; USER MODULE PARAMETER SETTINGS:
```

UM	Parameter	Value	Comments
LPPF2	Name	LPPF2	UM's instance name
	Input	ACB00	
	C1	1	Set by Wizard
	C2	1	Set by Wizard
	C3	4	Set by Wizard
	C4	23	Set by Wizard
	CPP	8	Set by Wizard
	AnalogBus	AnalogOutBus_1	
PGA	Name	PGA	UM's instance name
	Gain	1.000	
	Input	AnalogColumn_InputMUX_0	
	Reference	AGND	
	AnalogBus	Disable	

```
; Code begins here
```

```
include "m8c.inc"      ; part specific constants and macros
include "memory.inc"   ; Constants & macros for SMM/LMM and Compiler
include "PSoC_API.inc" ; PSoc API definitions for all User Modules
```

```
export _main
```

```
_main:
```

```
    ; M8C_EnableGInt ; Uncomment this line to enable Global Interrupts
```

```

mov    A, PGA_HIGHPOWER
lcall  PGA_Start
mov    A, ELPF2_HIGHPOWER
lcall  ELPF2_Start

; Insert your main assembly code here.

.terminate:
    jmp .terminate

```

Note The design equations show that gain is proportional to the value of C1, but the corner frequency and damping do not depend on it. After the transfer function is chosen, the ELPF2_SetC1 API function may be used to implement a programmable-gain control.

Configuration Registers

The topology and placement of the ELPF2 User Module determines over half the bits in the configuration registers for the analog switched capacitor PSoC blocks used. Of those, the ones that are independent of placement location are indicated by fixed values in the register tables. Of the variable bitfields, most are determined by selection of input and transfer function design. Definitions of the variable bitfields used in the register definitions follow, at the end of this section.

Table 9. Block FLIN: Register CR

Bit	7	6	5	4	3	2	1	0
CR0	CA	0	Polarity	C1				
CR1	Input			C2				
CR2	0	0	0	0	0	0	0	0
CR3	0	0	1	0	Feedback		Power	

Table 10. Block FLOUT: Register CR

Bit	7	6	5	4	3	2	1	0
CR0	CB	0	0	C3				
CR1	FBIN			0	0	0	0	0
CR2	AnalogBus	CompBus	0	C4				
CR3	0	0	1	0	0	1	Power	

Variable BitField Definitions

The following definitions apply to all preceding register definitions:

CA and **CB** set the FLIN and FLOUT feedback capacitors, respectively, to either 16 or 32 units (see Figure 1. ELPF2 Schematic Diagram).

C1, C2, C3, C4 and CPP set the capacitors illustrated in the ELPF2 Schematic Diagram to integer values between 1 and 31. They are configured directly in the Device Editor or indirectly through use of the filter Design Wizard.

Input controls the multiplexor that selects the input signal to be conditioned by the ELPF2 User Module. The user module “Input” parameter determines the value of this bitfield. The value of the Input parameter is manually configured using the Device Editor. In certain cases, the values which this bitfield can take are restricted in such a way that the C4 connection between the FLIN and FLOUT blocks is properly guaranteed.

AnalogBus enables connection of the filter output to the analog bus. The user module “AnalogBus” parameter determines the value of this bitfield. The value of the AnalogBus parameter is manually configured using the Device Editor.

CompBus enables connection of the filter output to the comparator bus. This property is not used in current UM.

Feedback is the C2 feedback connection, automatically determined by placement of the ELPF2 User Module in the Device Editor. In certain cases, this bitfield also establishes the C4 connection between the FLIN and FLOUT blocks.

FBIN is the connection from the FLIN output to the FLOUT input, automatically determined by placement of the ELPF2 User Module in the Device Editor.

Polarity controls whether the output of the filter is inverted or not. This property is not used in the ELPF2 User Module as the polarity must remain fixed to maintain proper operation.

Power controls the On/Off state of the PSoC block and bias current setting. It is set initially by calling the user module API function `ELPF2_Start` and can be modified by calling the functions `ELPF2_SetPower` and `ELPF2_Stop`.

Appendix: Numerical Filter Design for the ELPF4

This appendix details the design procedures implemented in the design wizard and spreadsheets. The required values can be calculated easily (but roughly). For a first order approximation, the design equations are simplified to the following equations:

Equation 9

$$G = -\frac{C_1}{C_2}$$

Equation 10

$$\omega_n \omega_0 = f_{clk} \frac{\sqrt{C_2 C_3}}{\sqrt{C_A C_B}}$$

Equation 11

$$d = \frac{C_4}{\sqrt{C_A C_B}} \sqrt{\frac{C_3}{C_2}}$$

These equations show the first order interaction of the ratios of the capacitors more clearly.

The clock frequency, f_{clk} , is calculated by rearranging Equation 10:

Equation 12

$$f_{clk} = \omega_n \omega_0 \frac{\sqrt{C_A C_B}}{\sqrt{C_2 C_3}}$$

The elliptical zero for each section is calculated from the input data and the other already calculated values:

Equation 13

$$C_{PP} = \text{int} \left[C_1 C_2 C_A \left(\frac{f_{SAMPLE}}{2\pi f_{ZERO}} \right)^2 + 0.5 \right]$$

In the previous equation, C_{PP} , C_1 , C_2 , and C_A are value of capacitors. f_{sample} - Sample frequency value. f_{zero} - Frequency of zero point.

Two-Pole Design Procedure

The objective of the design procedure is to yield the highest possible f_{clk} , for the best fidelity and least aliasing.

1. Set C_A and C_B to 32.
2. Set C_2 to the minimum integer value, 1.
3. Set the initial value of C_4 to the maximum value, 31.

$$C_3 = \frac{d^2 C_A C_B}{d^2 \left(\frac{C_2}{4} + \frac{C_4}{2} \right) + \frac{C_4^2}{C_2}}$$

4. Find the smallest value for C_3 such that C_3 and round to the nearest integer.

$$C_4 = d \frac{\pi C_2 f_{sample}}{2 f_{corner}}$$

5. Revise C_4 from C_4 and round to the nearest integer.
6. Using the required gain, calculate a value for C_1 from Gain: Equation 4.
7. Calculate C_{PP} from Equation 13.
8. Calculate f_{clk} from Equation 12.
9. Set analog column clocks to four times f_{clk} . Pick an analog column clock resource, f_{sysclk} , from the selections available in PSoC Designer. See the Sample Clock section in this datasheet, for additional details on clock selection.

$$n = \text{int} \left(\frac{f_{sysclk}}{4 f_{clk}} + 0.5 \right)$$

10. Calculate the divider by rounding to the nearest integer as follows:
11. Divide the selected system clock resource by $4n$, to get the actual clock frequency.
12. Calculate the damping ratio, d , and the natural frequency, ω_0 , from Equation 6 and Equation 5. Compare the results to the desired values. This gives an adequate starting point for the filter design. d and ω_0 are both in error by -2 to -10% from the required values.
13. Adjust the values of C_2 , C_3 and C_4 to achieve the required values of d and ω_0 using Equation 5 and Equation 6. In general, start by reducing C_4 to meet the d requirement.
14. Recalculate system clock frequency to meet ω_0 requirements with updated capacitor values.

Two-Pole Example

For this design example, f-3dB is set to 1.0 kHz. For the Butterworth filter, the normalized corner frequency, ω_0 , is 1.0, Notch frequency fzero is 500Hz, and the damping ratio, d, is 1.414. The filter is designed for the maximum over-sample ratio.

The design procedure is followed by the numbers:

1. CA, CB = 32.
2. C2 = 1.
3. C4 = 31.
4. Calculate C3 very close to 2.
5. No change to C4.
6. C1 = 1.

$$7. \quad f_{clk} = \omega_n \omega_0 \frac{\sqrt{C_A C_B}}{\sqrt{C_2 C_3}} = 2\pi 10^3 \cdot 1 \cdot \frac{\sqrt{32 \cdot 32}}{\sqrt{2}} = 142.17 \text{ kHz}$$

8. Analog Column Clock = 568.69 kHz.
9. n = 42 from 24V1, 24V2 clock or Timer, or Counter PSoC block.

$$C_{PP} = \text{int}\left(C_1 C_2 C_A \left(\left(\frac{f_{(-3)db}}{2\pi f_{zero}} + 0.25\right)^2 + 0.5\right)\right) = 26$$

10. Calculate C_{PP} from
11. fclk = 142.857 kHz.

$$d = \frac{C_4 \left(\frac{C_3}{C_2}\right)^{\frac{1}{2}}}{\left(C_A C_B + \frac{C_2 C_3}{4} + \frac{C_4 C_3}{2}\right)^{\frac{1}{2}}} = \frac{31 \sqrt{2}}{\left(32 \cdot 32 - \frac{2}{4} - \frac{31 \cdot 2}{2}\right)^{\frac{1}{2}}} = 1.392$$

$$\omega_n \omega_0 = \frac{f_s (C_2 C_3)^{\frac{1}{2}}}{\left(C_A C_B - \frac{C_2 C_3}{4} - \frac{C_4 C_3}{2}\right)^{\frac{1}{2}}} = \frac{142.857 \text{ kHz} \sqrt{2}}{\left(32 \cdot 32 - \frac{2}{4} - \frac{31 \cdot 2}{2}\right)^{\frac{1}{2}}}$$

f-3dB = 1.020 kHz and $\omega_0 = 1.00$ or f-3dB = 1.000 kHz and $\omega_0 = 1.02$

12. For many applications, 1.6% error in damping ratio and 2% error in corner frequency are adequate.
13. This performance can be improved. f-3dB can be adjusted closer to the desired value by using the 48 MHz input to a Timer or Counter User Module set to divide by 85, rather than setting the system clock dividers to divide 24 MHz by 42. This yields f-3dB equal to 1.008 kHz.

Version History

Version	Originator	Description
1.1	DHA	Added CY8C24090 base device support.
1.20	DHA	1. Added help file to wizard. 2. Updated images in this user module datasheet.
1.20.b	MYKZ	Users can now store printer settings in User Module Wizard.

Note PSoC Designer 5.1 introduces a Version History in all user module datasheets. This section documents high level descriptions of the differences between the current and previous user module versions.

Copyright © 2009-2014 Cypress Semiconductor Corporation. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC Designer™ and Programmable System-on-Chip™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.