XDPL8219 design guide

For high power factor flyback converter with constant voltage output

About this document

Scope and purpose

This document is a design guide using XDPL8219 as the control IC of the front-stage high power factor (HPF) flyback converter, which regulates the secondary output voltage supply to the second-stage constant current (CC) converter for LED lighting applications.

Intended audience

This design guide is intended for power supply design engineers and field application engineers.

Table of contents

About this document ........................................................................................................................................ 1
Table of contents ........................................................................................................................................ 1
1 Introduction .................................................................................................................................................. 3
2 Design specifications .................................................................................................................................. 5
3 Transformer design .................................................................................................................................... 6
4 Flyback MOSFET and secondary main output diode selection ............................................................... 8
5 CS resistor and GD pin-related design ..................................................................................................... 10
6 Input voltage parameters for operation, start-up and protection ............................................................ 11
7 HV pin-related design ............................................................................................................................. 12
8 DC link filter and secondary output capacitance ..................................................................................... 13
9 Vcc capacitance and Vcc self-supply circuit ......................................................................................... 14
10 Pre-start-up check and start-up phase .................................................................................................... 15
11 Output UVP-related design ................................................................................................................... 16
12 Output OVP-related design ................................................................................................................... 17
13 ZCD pin and input voltage sensing related design ................................................................................ 18
14 Secondary-side regulation FB circuit design ......................................................................................... 20
15 Regulated mode parameters .................................................................................................................. 23
15.1 Digital notch filter .................................................................................................................................. 23
15.2 Initial feedback voltage maximum limit ............................................................................................... 23
15.3 Regulated mode CS pin maximum voltage and minimum QRMn valley number limits .................. 24
15.4 On-time limits ...................................................................................................................................... 25
15.5 ABM FB voltage sensing and control ............................................................................................... 26
15.6 Filtered FB voltage mapping and mode transition ........................................................................... 27
16 UART reporting ........................................................................................................................................ 29
17 Other functions and protections ........................................................................................................... 32
17.1 Enhanced power factor correction .................................................................................................... 32
17.2 Enhanced THD correction .................................................................................................................. 32
XDPL8219 design guide
For high power factor flyback converter with constant voltage output

Introduction

17.3 Switching frequency dithering for constant DC input .................................................. 32
17.4 Auto restart time ............................................................................................................. 32
17.5 V\textsubscript{CC} OVP ......................................................................................................... 32
17.6 Regulated mode V\textsubscript{CC} UVP ............................................................................... 33
17.7 IC overtemperature protection ....................................................................................... 33
17.8 Primary MOSFET over-current protection ................................................................. 33
17.9 Debug mode .................................................................................................................. 33

18 PCB layout guide .............................................................................................................. 34

19 Parameter configuration list, setup and procedures ..................................................... 35
19.1 Parameter configuration list ......................................................................................... 35
19.2 Parameter configuration setup ....................................................................................... 36
19.3 Parameter configuration procedures ............................................................................. 37

20 Fine-tuning guide ............................................................................................................. 40
20.1 Input voltage-sensing parameter fine-tuning ................................................................. 40
20.2 QR valley switching parameter fine-tuning ................................................................. 41
20.3 Power factor related parameter fine-tuning ................................................................. 43
20.4 THD related parameter fine-tuning ............................................................................... 43

21 Debugging guide ............................................................................................................. 45
21.1 UART reporting error code readout ............................................................................. 46
21.2 Debug mode error code readout by test configuration ................................................ 47
21.3 Debug mode error code readout by burn configuration ................................................ 48

22 References ....................................................................................................................... 49

23 Revision history .............................................................................................................. 50
1 Introduction

XDPL8219 regulates the constant voltage (CV) output of a high power factor (HPF) flyback, according to its feedback (FB) pin voltage signal, which is controlled by the secondary side regulation (SSR) feedback circuit via an isolated optocoupler, as shown in Figure 1.

**Figure 1**  XDPL8219 flyback converter simplified circuitry with secondary-side regulated CV output

For LED lighting applications, XDPL8219 flyback CV output should be converted to a CC output by a second-stage DC-DC switching or linear regulator.

The device operates in quasi-resonant mode with multiple valley number switching (QRMn), to maximize the efficiency and minimize the EMI, across a wide load range. It enters active burst mode (ABM) at light load to prevent audible noise and at the same time achieving no-load standby power as low as < 100 mW. It also has a unique feature called UART reporting, which can be enabled to transmit data.

XDPL8219 comes in a PG-DSO-8 package. The main functions of each pin are shown in Table 1.

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Type</th>
<th>Function(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZCD</td>
<td>1</td>
<td>Input</td>
<td>Zero-crossing detection: The ZCD pin is connected to the transformer auxiliary winding via external resistors divider. It is used for zero-crossing detection, primary-side output voltage sensing and input voltage sensing.</td>
</tr>
<tr>
<td>FB</td>
<td>2</td>
<td>Input</td>
<td>Secondary side feedback: The FB pin is used as a feedback pin for secondary side regulation.</td>
</tr>
<tr>
<td>CS</td>
<td>3</td>
<td>Input</td>
<td>Current sensing: The CS pin is used for flyback MOSFET current sensing via external shunt resistor.</td>
</tr>
</tbody>
</table>
**Introduction**

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Type</th>
<th>Function(s)</th>
</tr>
</thead>
</table>
| GD   | 4   | Output | Gate driver:  
The GD pin is used for flyback MOSFET gate drive control via external series resistor. |
| HV   | 5   | Input | High voltage:  
The HV pin is connected to the rectified input voltage via external series resistor. The HV pin is used to charge V\(_{CC}\) pin voltage during start-up and protection, via an internal 600 V start-up cell. In addition, it is also used for line synchronization. |
| UART | 6   | Input /Output | Universal asynchronous receiver transmitter (UART):  
The UART pin is used as the digital interface for IC parameter configuration. It can also be used for the information reporting based on the unidirectional UART communication (when UART reporting is enabled). |
| V\(_{CC}\) | 7   | Input | Operating voltage supply and sensing |
| GND  | 8   | – | IC grounding |

**Note:** By default, the configurable parameters of a new XDPL8219 chip from Infineon are empty, so it is necessary to configure them before any application testing.

**Figure 2** shows the XDPL8219 design guide document sectioning for each step of the recommended design flow.
2 Design specifications

A front-stage HPF flyback converter with CV output set-point $V_{\text{out, setpoint}}$ of 54 V (54 V/0.8 A) has been selected as a design example. The design specifications are shown in Table 2.

<table>
<thead>
<tr>
<th>Specification</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal operational minimum AC input voltage</td>
<td>$V_{\text{AC, min}}$</td>
<td>90</td>
<td>V$_{\text{rms}}$</td>
</tr>
<tr>
<td>Normal operational maximum AC input voltage</td>
<td>$V_{\text{AC, max}}$</td>
<td>305</td>
<td>V$_{\text{rms}}$</td>
</tr>
<tr>
<td>Normal operational AC input frequency</td>
<td>$F_{\text{line}}$</td>
<td>47 ~ 63</td>
<td>Hz</td>
</tr>
<tr>
<td>Secondary-side regulated CV output set-point</td>
<td>$V_{\text{out, setpoint}}$</td>
<td>54</td>
<td>V</td>
</tr>
<tr>
<td>Steady-state output load current</td>
<td>$I_{\text{out}}$</td>
<td>0 ~ 800</td>
<td>mA</td>
</tr>
<tr>
<td>Steady-state full-load output power</td>
<td>$P_{\text{out, full}}$</td>
<td>43.2</td>
<td>W</td>
</tr>
<tr>
<td>Minimum efficiency at $P_{\text{out, full}}$</td>
<td>$\eta_{\text{min, at, P, out, full}}$</td>
<td>90</td>
<td>%</td>
</tr>
<tr>
<td>Target minimum switching frequency at $P_{\text{out, full}}$</td>
<td>$f_{\text{sw, min, at, P, out, full}}$</td>
<td>52</td>
<td>kHz</td>
</tr>
</tbody>
</table>

Note: $P_{\text{out, full}}$ of 43.2 W is defined in this design example, to be able to supply a second-stage CC converter which has minimum efficiency of 93 percent (or maximum 3.2 W loss) at full load, for a 40 W LED driver design.

Note: The recommended $f_{\text{sw, min, at, P, out, full}}$ is between 45 kHz and 65 kHz. In general, higher $f_{\text{sw, min, at, P, out, full}}$ value would result in a smaller flyback transformer with lower efficiency, while lower $f_{\text{sw, min, at, P, out, full}}$ value would result in a larger flyback transformer with higher efficiency.
3 Transformer design

To achieve both high efficiency and high power quality in the quasi-resonant valley switching operation, the flyback transformer primary main winding to secondary main winding turns ratio, $N$, should be high enough, but without exceeding the flyback MOSFET drain-source breakdown voltage $V_{\text{BRIDSS}}$. Based on the $V_{\text{AC,max}}$ requirement of 305 $V_{\text{rms}}$, MOSFET $V_{\text{BRIDSS}} = 800$ V is selected for a good price to performance ratio.

To reduce transformer leakage inductance for low MOSFET voltage spike $V_{\text{spike,FET}}$, transformer design with sandwich construction as shown in Figure 3 is recommended. Additionally, with the primary RCD snubber network deployed across the primary main winding (see Figure 1), $V_{\text{spike,FET}}$ can be estimated to be around 30 percent to 45 percent of $V_{\text{AC,max}}$ as a rule of thumb. In this design example, $V_{\text{AC,max}}$ is 305 $V_{\text{rms}}$, so we simply assume $V_{\text{spike,FET}} = 100$ V, which is approximately 33 percent of $V_{\text{AC,max}}$.

Based on the above, $N$ can be defined as:

$$N \leq \frac{V_{\text{BRIDSS}} - V_{\text{AC,max}(pk)} - V_{\text{spike,FET}} - V_{\text{margin,FET}}}{V_{\text{out,point}} + V_d}$$

(1)

Where $V_{\text{AC,max}(pk)}$ is $\sqrt{2}$ times $V_{\text{AC,max}}$, and $V_d$ is the secondary main output diode forward voltage.

Taking $V_d = 0.7$ V, $N$ can then be calculated as:

$$N \leq \frac{800 - \sqrt{2} \cdot 305 - 100 - 90}{54 + 0.7} = 3.27$$

Based on the above, $N = 3.2$ is selected.

The maximum primary peak current $I_{\text{pri}(pk),\text{max}}$ can then be defined and calculated as:

$$I_{\text{pri}(pk),\text{max}} \approx 4 \cdot \frac{P_{\text{out,full}}}{V_{\text{out,full}}} \cdot \left[ \frac{1}{N \cdot (V_{\text{out,point}} + V_d)} + \frac{1}{V_{\text{AC,\text{min}(pk)}}} \right]$$

(2)

Where $V_{\text{AC,\text{min}(pk)}}$ is $\sqrt{2}$ times $V_{\text{AC,\text{min}}}$.

$$I_{\text{pri}(pk),\text{max}} \approx 4 \cdot \frac{43.2}{90\%} \cdot \left[ \frac{1}{3.2 \cdot (54 + 0.7)} + \frac{1}{\sqrt{2} \cdot 90} \right]$$

$\approx 2.606$ A

---

Figure 3  Transformer design with sandwich construction

For good reliability against input voltage surge, it is recommended to reserve a voltage margin $V_{\text{margin,FET}}$ of minimum 50 V from $V_{\text{BRIDSS}}$. If XDPL8219 input overvoltage protection (OVP) would be enabled later in Section 6, as a rule of thumb, $V_{\text{margin,FET}}$ should be at least 25 percent of $V_{\text{AC,max}}$, which is equivalent to 76.25 V based on $V_{\text{AC,max}}$ of 305 $V_{\text{rms}}$. In this design example, $V_{\text{margin,FET}} = 90$ V is selected.
As a result, the primary main winding inductance \( L_p \) can be defined and calculated as:

\[
L_p = \frac{V_{AC,\text{min}(pk)} \cdot N_a \cdot (V_{out,\text{setpoint}} + V_d)}{I_{\text{pri}(pk),\text{max}} \cdot f \cdot \text{sw,at,P,\text{\text{out,full}}} \cdot [V_{AC,\text{min}(pk)} + N \cdot (V_{out,\text{setpoint}} + V_d)]}
\]  

(3)

\[
L_p = \frac{\sqrt{2} \cdot 90 \cdot 3.2 \cdot (54 + 0.7)}{2.606 \cdot 52 \cdot 10^{-3} \cdot [\sqrt{2} \cdot 90 + 3.2 \cdot (54 + 0.7)]}
\]

\( L_p = 544 \, \mu\text{H} \)

Based on core cross-sectional area, \( A_c = 120.1 \, \text{mm}^2 \) and saturation flux density at 100°C, \( B_{\text{sat}(100^\circ\text{C})} = 0.41 \, \text{Tesla} \) for TDG
design guide

Transformer design

As a result, the primary main winding inductance \( L_p \) can be defined and calculated as:

\[
N_p \geq \frac{L_p}{D \cdot B_{\text{sat}(100^\circ\text{C})} \cdot D_f \cdot B_{\text{sat}}}
\]  

(4)

Where \( D_f \cdot B_{\text{sat}} \) is the derating factor to ensure the designed transformer maximum flux density \( B_{\text{max}} \) is below \( B_{\text{sat}(100^\circ\text{C})} \) by a margin of (100 percent - \( D_f \cdot B_{\text{sat}} \)) from saturation, and it is typical to set \( D_f \cdot B_{\text{sat}} \) in the range of 85 percent to 95 percent for a margin of 5 percent to 15 percent from transformer core saturation.

Taking \( D_f \cdot B_{\text{sat}} = 90 \% \), \( N_p \) can then be calculated as:

\[
N_p \geq \frac{544 \cdot 10^{-6} \cdot 2.606}{120.1 \cdot 10^{-6} \cdot 0.41 \cdot 90\%} = 31.99
\]

Based on the above, \( N_p = 32 \) is selected.

The transformer secondary main winding \( N_s \) can then be calculated as:

\[
N_s = \frac{N_p}{N} = \frac{32}{3.2} = 10
\]

(5)

To ensure fast \( V_{CC} \) supply takeover from the primary auxiliary winding for avoiding IC reset during start-up, and also to be able to deliver peak gate-drive voltage \( V_{\text{id,peak}} \) of 12 V with high enough primary auxiliary winding \( V_{CC} \) supply during steady-state, the minimum primary auxiliary winding demagnetization voltage \( V_{\text{a,min}} = 14 \, \text{V} \) is therefore defined. As a result, the recommended minimum primary auxiliary winding turns \( N_{a,\text{min}} \) can be defined and calculated as:

\[
N_{a,\text{min}} = \frac{V_{\text{a,min}} \cdot N_s}{(V_{out,\text{setpoint}} + V_d)} = \frac{14 \cdot 10}{54 + 0.7} = 2.56
\]

(6)

To minimize the IC power consumption and, \( V_{CC} \) voltage should not exceed 19 V, the maximum auxiliary winding demagnetization voltage \( V_{\text{a,max}} = 19 \, \text{V} \) is therefore defined. As a result, the recommended maximum primary auxiliary winding turns \( N_{a,\text{max}} \) can be defined and calculated as:

\[
N_{a,\text{max}} = \frac{V_{\text{a,max}} \cdot N_s}{(V_{out,\text{setpoint}} + V_d)} = \frac{19 \cdot 10}{54 + 0.7} = 3.47
\]

Based on the calculation results of equations (5) and (6), primary auxiliary winding turns \( N_s = 3 \) is selected.

A secondary auxiliary winding is added to supply the operating voltage of the secondary side regulation (SSR) FB circuit, since its op-amp or shunt regulator’s maximum operating voltage is less than \( V_{\text{out,\text{setpoint}}} \) of 54 V. The recommended minimum secondary auxiliary winding turns \( N_{\text{s,sec,min}} \) and recommended maximum secondary auxiliary winding turns \( N_{\text{s,sec,max}} \) can be defined respectively as per \( N_{a,\text{min}} \) and \( N_{a,\text{max}} \), as shown below:

\[
N_{\text{s,sec,min}} = N_{a,\text{min}} = 2.56
\]  

(7)

\[
N_{\text{s,sec,max}} = N_{a,\text{max}} = 3.47
\]  

(8)

Based on the calculation results of equations (7) and (8), secondary auxiliary winding turns \( N_{\text{s,sec}} = 3 \) is selected.
4 Flyback MOSFET and secondary main output diode selection

The CoolMOS™ P7 MOSFET series is the latest CoolMOS™ product family and targets customers looking for high performance and at the same time being price sensitive. Through optimizing key parameters (Coss, Eoss, Qg, Ciss and VGS(th)); integrating Zener diode for ESD protection and other measures, this product family fully addresses market concerns in performance, ease-of-use, and price/performance ratio, delivering best-in-class performance with exceptional ease-of-use, while still not compromising on price/performance ratio. The 700 V and 800 V types of the CoolMOS™ P7 series have been designed for flyback and could also be used in PFC topologies.

MOSFET drain-source breakdown voltage $V_{BR\,DSS} = 800$ V is selected in this design example based on $V_{AC,max}$ of 305 Vrms and transformer design in Section 3.

Before selecting which MOSFET drain-source on-resistance at room temperature $R_{ds(on),25°C}$ is to be used, the maximum primary rms current $I_{pri(rms),max}$ has to be estimated based on:

$$I_{pri(rms),max} \approx I_{pri(pk),max} \cdot \frac{k}{\sqrt{3}} \quad (9)$$

Where k is a number obtained from the function curve in Figure 4, based on the variable factor of:

$$\frac{V_{AC,min(pk)}}{N \cdot (V_{out,stepout} + V_d)}.$$

In this design example, the variable factor of:

$$\frac{V_{AC,min(pk)}}{N \cdot (V_{out,stepout} + V_d)} = \frac{\sqrt{2} \cdot 90}{3.2 \cdot (54 + 0.7)} = 0.727$$

Referring to the function curve in Figure 4, k = 0.31 is obtained.

Based on equation (9), $I_{pri(rms),max}$ can then be calculated as:

$$I_{pri(rms),max} \approx 2.606 \cdot 0.31 \approx 0.838 \, A$$
XDPL8219 design guide
For high power factor flyback converter with constant voltage output

Flyback MOSFET and secondary main output diode selection

The selectable MOSFET $R_{ds(on),25^\circ C}$ can be defined as:

$$R_{ds(on),25^\circ C} \leq \frac{m \cdot P_{out,full}}{I_{pri(rms),max}^2 \cdot \Delta R_{ds(on),100^\circ C}}$$

(10)

Where $m$ is the desired ratio of MOSFET conduction loss over $P_{out,full}$ and $\Delta R_{ds(on),100^\circ C}$ is the ratio of $R_{ds(on),100^\circ C} = 1.8$, $R_{ds(on),25^\circ C}$ can then be calculated as:

$$R_{ds(on),25^\circ C} \leq \frac{0.0275 \cdot 43.2}{0.838^2 \cdot 1.8} = 0.94 \Omega$$

Referring to the calculation results of equation (10) and Table 3 below, $R_{ds(on),25^\circ C} = 900 \, m\Omega$ is selected.

To utilize the PCB as a heatsink for the MOSFET, IPD80R900P7 with TO-252 (DPAK) package is selected.

Table 3  800 V CoolMOS™ P7 selection table

<table>
<thead>
<tr>
<th>$R_{DS(on)}$ [mΩ]</th>
<th>TO-220 FullPAK</th>
<th>TO-220 FullPAK Narrow Lead</th>
<th>TO-252 DPAK</th>
<th>TO-220</th>
<th>TO-247</th>
<th>TO-251 IPAK</th>
<th>TO-251 IPAK SL</th>
<th>SOT-223</th>
</tr>
</thead>
<tbody>
<tr>
<td>4500</td>
<td>IPD80R4K5P7</td>
<td>IPD80R4K5P7</td>
<td>IPU80R4K5P7</td>
<td>IPN80R4K5P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3300</td>
<td>IPD80R3K3P7</td>
<td>IPD80R3K3P7</td>
<td>IPU80R3K3P7</td>
<td>IPN80R3K3P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2400</td>
<td>IPD80R2K4P7</td>
<td>IPD80R2K4P7</td>
<td>IPU80R2K4P7</td>
<td>IPN80R2K4P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2000</td>
<td>IPD80R2K0P7</td>
<td>IPD80R2K0P7</td>
<td>IPU80R2K0P7</td>
<td>IPN80R2K0P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1400</td>
<td>IPAO80R1K4P7</td>
<td>IPAO80R1K4P7</td>
<td>IPP80R1K4P7</td>
<td>IPN80R1K4P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1200</td>
<td>IPAO80R1K2P7</td>
<td>IPAO80R1K2P7</td>
<td>IPP80R1K2P7</td>
<td>IPN80R1K2P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>900</td>
<td>IPAO80R900P7</td>
<td>IPAO80R900P7</td>
<td>IPP80R900P7</td>
<td>IPN80R900P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>750</td>
<td>IPAO80R750P7</td>
<td>IPAO80R750P7</td>
<td>IPP80R750P7</td>
<td>IPN80R750P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>IPAO80R600P7</td>
<td>IPAO80R600P7</td>
<td>IPP80R600P7</td>
<td>IPN80R600P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>450</td>
<td>IPAO80R450P7</td>
<td>IPAO80R450P7</td>
<td>IPP80R450P7</td>
<td>IPN80R450P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>360</td>
<td>IPAO80R360P7</td>
<td>IPAO80R360P7</td>
<td>IPP80R360P7</td>
<td>IPN80R360P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>280</td>
<td>IPAO80R280P7</td>
<td>IPAO80R280P7</td>
<td>IPP80R280P7</td>
<td>IPN80R280P7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For the secondary main output diode selection, it is necessary to first estimate the maximum reverse voltage $V_{r(diode),max}$ and maximum secondary main winding peak current $I_{sec(pk),max}$, based on:

$$V_{r(diode),max} = V_{spike,diode} + V_{out,setpoint} + \frac{V_{AC,max(pk)} + V_{margin,FET}}{N}$$

(11)

Where $V_{spike,diode}$ is the diode reverse voltage spike.

Assuming $V_{spike,diode} \approx 35\% \cdot \left(V_{out,setpoint} + \frac{V_{AC,max(pk)} + V_{margin,FET}}{N}\right)$,

$$V_{r(diode),max} \approx 135\% \cdot \left(V_{out,setpoint} + \frac{V_{AC,max(pk)} + V_{margin,FET}}{N}\right) = 135\% \cdot \left(54 + \frac{\sqrt{2} \cdot 305 + 90}{3.2}\right)$$

$$V_{r(diode),max} \approx 292.81 \, V$$

$$I_{sec(pk),max} \approx I_{pri(pk),max} \cdot \frac{N_p}{N_z} = 2.606 \cdot \frac{32}{10}$$

(12)

$$I_{sec(pk),max} \approx 8.34 \, A$$

Based on the above, a secondary main output diode with repetitive reverse voltage rating $V_{RRM} = 300 \, V$ is selected. To minimize its switching and conduction losses, the selected diode also has the properties of hyper-fast recovery speed and low forward voltage drop at $I_{sec(pk),max}$.

Additionally, a RC secondary snubber network, e.g., 10 Ω resistor in series with 150 pF capacitor, is deployed across the secondary main output diode, to suppress the diode reverse voltage spike and the EMI.
5 CS resistor and GD pin-related design

Figure 5 shows the connections of the current sense (CS) resistor $R_{CS}$, gate resistor $R_G$ and gate source resistor $R_{GS}$.

![Figure 5 GD pin, CS pin, R_{CS}, R_G and R_{GS} connections](image)

Based on the CS pin voltage across $R_{CS}$, the MOSFET current can be measured.

The recommended minimum CS resistor value $R_{CS,\text{min}}$ is defined and calculated as:

$$R_{CS,\text{min}} = \frac{0.45}{I_{pri(pk),\text{max}}} = \frac{0.45}{2.606} = 0.173 \Omega$$  \hspace{1cm} (13)

The recommended maximum CS resistor value $R_{CS,\text{max}}$ is defined and calculated as:

$$R_{CS,\text{max}} = \frac{0.54}{I_{pri(pk),\text{max}}} = \frac{0.54}{2.606} = 0.207 \Omega$$  \hspace{1cm} (14)

Based on the calculation results above, CS resistor $R_{CS} = 0.2 \Omega$ is selected in this design example.

$R_G$ is to damp the gate-rise oscillation, and $R_{GS}$ is to ensure the MOSFET gate has relatively low impedance to prevent it from being switched on undesirably. $R_G = 10 \Omega$ and $R_{GS} = 20 \text{k}\Omega$ are selected in this design example.

The gate-drive peak voltage $V_{GD,pk}$ is typically 12 V with sufficient $V_{CC}$ voltage supply. To achieve a good balance of switching loss and EMI, the gate voltage rising slope can be controlled by configuring the gate driver peak source current parameter $I_{GD,pk}$ (configurable range: 30 mA to 118 mA). This saves two components (see $D_{\text{fastoff}}$, $R_{\text{slowon}}$ in Figure 6), which are conventionally added for the same purpose.

![Figure 6 Gate-drive voltage rising slope control with $I_{GD,pk}$ parameterization for component saving](image)

With the high-speed switching characteristics of CoolMOS™ P7 MOSFET, it is recommended to configure the $I_{GD,pk}$ parameter in the range of 30 mA to 49 mA.

As a result, $I_{GD,pk} = 30 \text{ mA}$ is selected in this design example.
6 Input voltage parameters for operation, start-up and protection

The lowest operational input voltage parameter $V_{in,low}$ and the highest operational input voltage parameter $V_{in,high}$ can be defined and calculated as:

$$V_{in,low} = a \cdot V_{AC,\text{min}}$$

$$V_{in,high} = b \cdot V_{AC,\text{max}}$$

Where $a$ is recommended to be between 0.9 and 0.95, and $b$ is recommended to be between 1.05 and 1.10.

Taking $a = 0.91$ and $b = 1.07$,

$$V_{in,low} = 82 \, V_{\text{rms}}$$

$$V_{in,high} = 326 \, V_{\text{rms}}$$

$EN_{OVP,\text{In}}$ parameter refers to the enable switch for maximum input voltage start-up check and input OVP, based on $V_{\text{in,start,max}}$ and $V_{\text{inOV}}$ levels, respectively. $EN_{OVP,\text{In}} = \text{Enabled}$ is selected in this design example.

$EN_{UVP,\text{In}}$ parameter refers to the enable switch for minimum input voltage start-up check and input UVP, based on $V_{\text{in,start,min}}$ and $V_{\text{inUV}}$ levels, respectively. $EN_{UVP,\text{In}} = \text{Enabled}$ is selected in this design example.

$V_{\text{in,start,max}}$ parameter refers to the maximum input voltage level setting for start-up, which is recommended to be configured as $V_{in,high}$. Hence, $V_{\text{in,start,max}} = 326 \, V_{\text{rms}}$ is selected in this design example. $V_{\text{inOV}}$ parameter refers to the input OVP level setting, which is recommended to be:

$$V_{\text{inOV}} \geq V_{\text{in,start,max}} \cdot 107\% = 349 \, V_{\text{rms}}$$

(17)

$V_{\text{in,start,min}}$ parameter refers to the minimum input voltage level setting for start-up, which is recommended to be configured as $V_{in,low}$. Hence, $V_{\text{in,start,min}} = 82 \, V_{\text{rms}}$ is selected in this design example. $V_{\text{inUV}}$ parameter refers to the input UV (brown-out) protection level setting, which is recommended as:

$$V_{\text{inUV}} \leq V_{\text{in,start,min}} \cdot 93\% = 76 \, V_{\text{rms}}$$

(18)

Based on the above, $V_{\text{inOV}} = 350 \, V_{\text{rms}}$ and $V_{\text{inUV}} = 70 \, V_{\text{rms}}$ are selected in this design example.

The input voltage protections (based on $V_{\text{inOV}}$ and $V_{\text{inUV}}$) in ABM can be optionally enabled with $EN_{\text{VIN,ABM}}$ parameter. If $EN_{\text{VIN,ABM}}$ is enabled, the enable switches for $V_{\text{inOV}}$ and $V_{\text{inUV}}$ protections in ABM are respectively based on $EN_{OVP,\text{In}}$ and $EN_{UVP,\text{In}}$. In this design example, $EN_{\text{VIN,ABM}} = \text{Enabled}$ is selected. The input OVP blanking period number parameter $t_{\text{inOV,blank}} = 1$ is recommended and selected in this design example.
# HV pin-related design

As shown in Figure 8, HV series resistor \( R_{HV} \) is connected from the HV pin to the cathodes of HV diode \( D_{HV1} \) and \( D_{HV2} \), while bridge rectifier AC input should be applied across the \( D_{HV1} \) anode and \( D_{HV2} \) anode.

A high voltage capacitor \( C_{HV} \) should also be connected between the HV pin and ground, to filter the switching noise for a robust HV pin line synchronization. In addition, \( C_{HV} \) also improves the input voltage surge and ESD capability of the HV pin.

The repetitive reverse voltage rating \( V_{RRM} = 1000 \text{ V} \) for \( D_{HV1} \) and \( D_{HV2} \) is recommended and selected in this design example, to ensure good reliability of the diodes against input voltage surge.

![Figure 8](image)

**Figure 8** HV pin, \( R_{HV} \), \( C_{HV} \), \( D_{HV1} \) and \( D_{HV2} \) connections

The recommended minimum HV series resistor value \( R_{HV,min} \) is defined and calculated as:

\[
R_{HV,min} = \frac{V_{in,high(pk)}}{I_{HV,max}}
\]

(19)

Where \( I_{HV,max} \) is the HV pin maximum peak input current of 9.6 mA, and \( V_{in,start,max(pk)} \) is \( \sqrt{2} \) times \( V_{in,high} \).

\[
R_{HV,min} = \frac{\sqrt{2} \cdot 326}{9.6 \cdot 10^{-3}} = 48 \text{ k}\Omega
\]

The recommended maximum HV series resistor value \( R_{HV,max} \) is defined and calculated as:

\[
R_{HV,max} = \operatorname{Min}\left[10^{5}, \frac{V_{AC,\text{min(rect,avg)}}}{I_{HV,min(\text{avg})}} \cdot \left[1 - \frac{2}{\pi} \cdot \sin^{-1}\left(\frac{V_{VCCON,max}}{V_{AC,\text{min}}}\right)\right]\right]
\]

(20)

Where \( V_{AC,\text{min(rect,avg)}} \) is the average value of the rectified \( V_{AC,\text{min}} \), while \( V_{VCCON,max} \) is the maximum \( V_{CC} \) turn-on voltage threshold of 22 V, and \( I_{HV,min(\text{avg})} \) is the recommended HV pin minimum average input current of 1 mA.

\[
R_{HV,max} = \operatorname{Min}\left[10^{5}, \frac{0.9 \cdot 90 - 22}{1 \cdot 10^{-3}} \cdot \left[1 - \frac{2}{\pi} \cdot \sin^{-1}\left(\frac{22}{\sqrt{2} \cdot 90}\right)\right]\right]
\]

\[
R_{HV,max} = 52.5 \text{ k}\Omega
\]

Based on the above, the HV resistor value and IC parameter setting of \( R_{HV} = 52 \text{ k}\Omega \) are selected in this design example.

The HV series resistor dielectric withstand voltage should be above the total of \( V_{AC,\text{max(pk)}} \) and \( V_{\text{margin,FET}} \) (from Section 3), which is equivalent to 521.3 V. As an example, the selected \( R_{HV} = 52 \text{ k}\Omega \) in this design example can be formed using a 36 k\Ω 0.5 W resistor (dielectric withstand of 350 V) in series with a 16 k\Ω 0.25 W resistor (dielectric withstand of 200 V).

\( C_{HV} = 1 \text{ nF} \) is recommended and selected in this design example.
8 DC link filter and secondary output capacitance

$C_{\text{DC,filter}}$ denotes the DC link filter capacitor placed after the bridge rectifier. A higher $C_{\text{DC,filter}}$ value gives lower EMI but worse power quality, and vice versa.

### Table 4 Recommended initial $C_{\text{DC,filter}}$ value

<table>
<thead>
<tr>
<th>$V_{\text{AC,min}}$ (V)</th>
<th>Steady-state full-load output power $P_{\text{out,full}}$ (W)</th>
<th>Recommended initial $C_{\text{DC,filter}}$ ($\mu$F)</th>
</tr>
</thead>
<tbody>
<tr>
<td>90 ~ 107</td>
<td>Less than 26</td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td>26 ~ 35</td>
<td>0.15</td>
</tr>
<tr>
<td></td>
<td>35 ~ 44</td>
<td>0.22</td>
</tr>
<tr>
<td></td>
<td>Greater than 45</td>
<td>Greater than 0.22</td>
</tr>
<tr>
<td>Greater than or equal to 108</td>
<td>Less than 31</td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td>31 ~ 40</td>
<td>0.15</td>
</tr>
<tr>
<td></td>
<td>40 ~ 55</td>
<td>0.22</td>
</tr>
<tr>
<td></td>
<td>Greater than 55</td>
<td>Greater than 0.22</td>
</tr>
</tbody>
</table>

Referring to Table 4, initial $C_{\text{DC,filter}} = 0.22 \mu$F is selected in this design example. To improve the estimated input voltage $V_{\text{in}}$ accuracy during pre-start-up check, it is also recommended to deploy DC link resistor $R_{\text{DC,filter}} = 30 \text{ M} \Omega$ in parallel with $C_{\text{DC,filter}}$, as shown in Figure 9.

![Figure 9](image)

Figure 9 $C_{\text{DC,filter}}$ and $R_{\text{DC,filter}}$ across the DC link bus voltage

$V_{\text{ripple, out(pk-pk), max}}$ denotes the maximum allowable secondary main output voltage peak-to-peak ripple level. Assuming the flyback output in this design example is connected to a second-stage CC buck regulator, which has a maximum LED voltage load $V_{\text{LED, max}}$ of 48 V and maximum allowable duty cycle $D_{\text{buck, max}}$ of 95 percent, $V_{\text{ripple, out(pk-pk), max}}$ can be defined and calculated as:

$$V_{\text{ripple, out(pk-pk), max}} = 2 \cdot \left( V_{\text{out, setpoint}} - \frac{V_{\text{LED, max}}}{D_{\text{buck, max}}} \right) = 2 \cdot \left( 54 - \frac{48}{0.95} \right) = 6.95 \text{ V}$$ (21)

The secondary main output capacitor $C_{\text{out,main}}$ value can then be defined and calculated as:

$$C_{\text{out,main}} \geq \frac{P_{\text{out,full}}}{2\pi \cdot F_{\text{line, min}} \cdot V_{\text{ripple, out(pk-pk), max}} \cdot V_{\text{out, setpoint}}} = \frac{43.2}{2\pi \cdot 47 \cdot 6.95 \cdot 54} = 390 \mu\text{F}$$ (22)

Considering the electrolytic capacitor value tolerance, $C_{\text{out,main}} = 470 \mu\text{F}$ is selected in this design example.

For switching noise filtering, low-ESR ceramic capacitors $C_{\text{out,main, lowESR1}} = 1 \mu\text{F}$ and $C_{\text{out,main, lowESR2}} = 0.1 \mu\text{F}$ are also added in parallel with $C_{\text{out,main}}$.

The secondary auxiliary output capacitor $C_{\text{out, aux, sec}}$ is recommended to be at least 47 $\mu$F, to ensure stable operating voltage supply of the Secondary Side Regulation (SSR) FB circuit, during ABM.

$C_{\text{out, aux, sec}} = 47 \mu\text{F}$ is selected in this design example.
VCC capacitance and VCC self-supply circuit

To fulfill the typical time-to-light requirement of 500 ms, the VCC pin voltage maximum charging time for IC activation, $t_{VCC,\text{charge, max}}$, should not exceed 350 ms. Therefore, the maximum VCC capacitance $C_{VCC,\text{max}}$ can be defined and calculated as:

$$C_{VCC,\text{max}} = \frac{V_{AC,\text{typ, low (rect,avg)}} - V_{VCCON,\text{max}}}{R_{HV} \cdot V_{VCCON,\text{max}}} \cdot t_{VCC,\text{charge, max}} \cdot \left[ 1 - \frac{2}{\pi} \cdot \sin^{-1} \left( \frac{V_{VCCON,\text{max}}}{V_{AC,\text{typ, low (pk)}}} \right) \right]$$

(23)

Where $V_{VCCON,\text{max}}$ is the maximum VCC turn-on threshold of 22 V, $V_{AC,\text{typ, low (rect,avg)}}$ is the average value based on the rectified sine wave of the lowest typical input voltage, and $V_{AC,\text{typ, low (pk)}}$ is the peak of the lowest typical input voltage.

Take the lowest typical input voltage $V_{AC,\text{typ, low}}$ as 120 Vrms in this design example,

$$C_{VCC,\text{max}} = \frac{0.9 \cdot 120 - 22}{52 \cdot 10^{-3} \cdot 22} \cdot 350 \cdot 10^{-3} \cdot \left[ 1 - \frac{2}{\pi} \cdot \sin^{-1} \left( \frac{22}{\sqrt{2} \cdot 120} \right) \right] = 24.13 \, \mu\text{F}$$

The VCC capacitor value and IC parameter setting of $C_{VCC} = 22 \, \mu\text{F}$ are selected. In addition, a noise decoupling ceramic capacitor of $C_{VCC,\text{decouple}} = 0.1 \, \mu\text{F}$ with low ESR is added in parallel to $C_{VCC}$.

Typically, the $C_{VCC}$ and $C_{VCC,\text{decouple}}$ are the only capacitors needed to store the rectified auxiliary winding voltage for the VCC voltage supply. An additional capacitor $C_{\text{out,aux}}$ and a blocking diode $D_{\text{block,VCC}}$ are however needed if the UART reporting feature is enabled, as shown in Figure 10, to increase the VCC hold-up time for a proper UART reporting operation, while not increasing the $t_{VCC,\text{charge, max}}$.

![Figure 10](image-url)  
**Figure 10**  
VCC self-supply circuit

In this design example, the UART reporting is enabled, so $D_{\text{block,VCC}}$ and $C_{\text{out,aux}} = 220 \, \mu\text{F}$ are added.
10 Pre-start-up check and start-up phase

Figure 11 Pre-start-up check, start-up phase and regulated mode entering

Pre-start-up check ensures the estimated input voltage $V_{in}$ and IC junction temperature $T_J$ are within the configurable protection limits before start-up. During the pre-start-up check, the input voltage measurement switching pulse has an initial CS pin maximum voltage limit $V_{OCP1,init}$ which can be defined and calculated as:

$$V_{OCP1,init} = \frac{d \cdot R_{CS} \cdot V_{AG,\text{max}(pk)} \cdot t_{on,\text{min},V_{in,start,\text{sense}}}}{L_p}$$  \hspace{1cm} (24)$$

Where $t_{on,\text{min},V_{in,start,\text{sense}}}$ is the minimum on-time for the MOSFET switching pulse to measure the input voltage during the pre-start-up check, and $d$ is a ratio recommended to be between 1.3 and 1.4.

Take $t_{on,\text{min},V_{in,start,\text{sense}}} = 1.38 \, \mu s$, and $d = 1.37$,

$$V_{OCP1,init} = \frac{1.37 \cdot 0.2 \cdot \sqrt{\pi} \cdot 305 \cdot 1.38 \cdot 10^{-6}}{544 \cdot 10^{-6}}$$

$$V_{OCP1,init} = 0.3 \, V$$

During the start-up phase, the soft start phase is initiated and followed by the output charging phase. The soft start phase minimizes the component stress by limiting the CS pin maximum voltage for a number of steps based on $n_{ss}$ parameter. $n_{ss} = 3$ setting is recommended and selected. The output charging phase fast-charges the estimated output voltage $V_{out}$ to the $V_{out,\text{start}}$ parameter value for fast $V_{CC}$ self-supply from the primary auxiliary winding, with the MOSFET switching pulses based on either the CS pin maximum voltage limit of $V_{start,OCP1}$, or the maximum on-time of $t_{on,max}(V_d)$, in QRMn operation.

$V_{start,OCP1}$ and $V_{out,\text{start}}$ parameters can be defined and calculated as:

$$V_{start,OCP1} = I_{pri(pk),\text{max}} \cdot R_{CS} = 2.606 \cdot 0.2$$  \hspace{1cm} (25)$$

$$V_{start,OCP1} = 0.52 \, V$$

$$V_{out,\text{start}} = \frac{V_{a,\text{start}} \cdot N_s}{N_a} - V_d$$  \hspace{1cm} (26)$$

Where $V_{a,\text{start}}$ is the desired primary auxiliary winding demagnetization voltage when output voltage is $V_{out,\text{start}}$. $V_{a,\text{start}}$ is recommended to be between 9 V and 10.5 V. So, taking $V_{a,\text{start}} = 9.5 \, V$,

$$V_{out,\text{start}} = \frac{9.5 \cdot 10}{3} - 0.7$$

$$V_{out,\text{start}} = 31 \, V$$
11 Output UVP-related design

In start-up phase, if the estimated output voltage $V_{out}$ is lower than the $V_{out,start}$ parameter level over a time-out period of $t_{start,max}$ parameter, the start-up output UVP is triggered, as shown in Figure 12 (right). $t_{start,max}$ parameter can be indirectly configured with $V_{CC}$ capacitance parameter $C_{vCC}$ based on:

$$t_{start,max} = 967 \cdot C_{vCC}$$  \hfill (27)

Based on the earlier selected $C_{vCC} = 22 \mu F$ and equation (27), $t_{start,max} = 21.3 \text{ ms}$ is applied in this design example.

![Figure 12](image)

**Figure 12** Normal start-up and start-up output UVP (short) waveforms

In regulated mode, $EN_{UVP,Vout} = \text{Enabled}$ parameter setting is selected, to enable the regulated mode output UVP, which can be triggered if the estimated output voltage $V_{out}$ is below the regulated mode output UVP level $V_{outUV}$ for longer than a blanking time of $t_{VoutUV,blank}$ parameter. $V_{outUV}$ parameter can be defined and calculated as:

$$V_{outUV} = \frac{V_{a,UV} \cdot N_a}{N_a} - V_d$$  \hfill (28)

Where $V_{a,UV}$ is the desired primary auxiliary winding demagnetization voltage when output voltage is $V_{outUV}$. $V_{a,UV}$ is recommended to be between 10 V and 11 V. So, taking $V_{a,UV} = 10.1 \text{ V}$,

$$V_{outUV} = \frac{10.1 \cdot 10}{3} - 0.7$$

$$V_{outUV} = 33 \text{ V}$$

$t_{VoutUV,blank}$ is recommended to be at least 100 ms, so $t_{VoutUV,blank} = 500 \text{ ms}$ is selected in this design example. The regulated mode output UVP reaction is configurable based on Reaction$_{UVP,Vout}$ parameter, so Reaction$_{UVP,Vout} = \text{Auto restart}$ is selected in this design example. The start-up output UVP reaction is fixed as auto restart.

![Figure 13](image)

**Figure 13** Regulated mode output UVP (not active in ABM)
Output OVP-related design

Under the single-fault condition of the FB pin open, the main output voltage could rise above the $V_{\text{out, setpoint}}$. As shown in Figure 14, the output OVP would be triggered when the estimated output voltage $V_{\text{out}}$ is higher than the output OVP level $V_{\text{outOV}}$ for longer than a blanking time.

To prevent the output OVP from being triggered by the output overshoot during line jump, e.g., from low to high input voltage, the output OVP level $V_{\text{outOV}}$ should be configured well above $V_{\text{out, setpoint}}$. Therefore, the $V_{\text{outOV}}$ parameter can be defined and calculated as:

$$V_{\text{outOV}} \geq 120% \cdot V_{\text{out, setpoint}} = 120% \cdot 54 = 64.8 \, \text{V}$$

Based on the above, $V_{\text{outOV}} = 65 \, \text{V}$ is selected in this design example.

Considering the estimated output voltage protection accuracy is subjective to the the sampled signal accuracy, sampling delay, indirect sensing delay (e.g., output voltage cannot be estimated near AC input phase angle of 0 degrees and 180 degrees) and blanking time, the output capacitor voltage rating $V_{\text{out, cap, rating}}$ should be selected well above $V_{\text{outOV}}$. As a result, $V_{\text{out, cap, rating}}$ can be defined and calculated as:

$$V_{\text{out, cap, rating}} \geq \frac{V_{\text{outOV}}}{0.9} = \frac{65}{0.9} = 72.2 \, \text{V}$$

Based on the above, $V_{\text{out, cap, rating}} = 80 \, \text{V}$ is selected in this design example.

**Attention:** It is mandatory to ensure that $V_{\text{outOV}}$ is configured well below the actual output capacitor voltage rating $V_{\text{out, cap, rating}}$, while the $V_{\text{out, cap, rating}}$ is not exceeded in actual testing with all the necessary test conditions.

![Figure 14: Output OVP (not active in ABM)](image-url)

The reaction of output OVP is configurable to latch-mode or auto restart, based on the Reaction$_{\text{OVP,Vout}}$ parameter. Reaction$_{\text{OVP,Vout}}$ = Auto Restart is selected in this design example.
13 ZCD pin and input voltage sensing related design

ZCD pin filter capacitor $C_{ZCD}$, ZCD series resistor $R_{ZCD,1}$ and ZCD shunt resistor $R_{ZCD,2}$ are connected based on the connections shown in Figure 15.

![Figure 15](image)

ZCD pin, $C_{ZCD}$, $R_{ZCD,1}$ and $R_{ZCD,2}$ connections

$C_{ZCD}$ is mainly for ZCD pin noise-filtering, so a fixed value can generally be used for different designs. $C_{ZCD} = 47 \, \text{pF}$ is selected in this design example. The quasi-resonant valley switching of the MOSFET drain voltage can be achieved with $t_{ZCDpo}$ parameter fine-tuning based on Section 20.2. Initial $t_{ZCDpo} = 350 \, \text{ns}$ can be used for powering-up of the system before the fine-tuning.

The recommended minimum ZCD series resistance $R_{ZCD,1,min}$ and maximum ZCD series resistance $R_{ZCD,1,max}$ are defined as:

$$R_{ZCD,1,min} = -\frac{N_a}{I_{V,max,VinOV} \cdot N_p} \left[ V_{inOV}(pk) + \frac{V_{INPCLN,min} \cdot N \cdot (V_{outOV} + V_d)}{V_{ZCDSH,max,VoutOV}} \right]$$

$$R_{ZCD,1,max} = -\frac{N_a}{I_{V,min,VinUV} \cdot N_p} \left[ V_{inUV}(pk) - \Delta V_{in,HF,\text{ripple,est}} + \frac{V_{INPCLN,max} \cdot N \cdot (V_{outOV} + V_d)}{V_{ZCDSH,min,VoutOV}} \right]$$

Where:

$V_{inOV}(pk)$ and $V_{inUV}(pk)$ are respectively $\sqrt{2}$ times $V_{inOV}$ and $\sqrt{2}$ times $V_{inUV}$.

$I_{V,max,VinOV}$ and $I_{V,min,VinUV}$ are respectively the recommended maximum ZCD pin negative clamping current for $V_{inOV}$ sensing and minimum ZCD pin negative clamping current for $V_{inUV}$ sensing.

$V_{ZCDSH,max,VoutOV}$ and $V_{ZCDSH,min,VoutOV}$ are respectively the recommended maximum and minimum ZCD pin voltage sensing levels for $V_{outOV}$ sensing.

$V_{INPCLN,max}$ and $V_{INPCLN,min}$ are respectively the maximum and minimum ZCD pin negative clamping voltages.

$\Delta V_{in,HF,\text{ripple,est}}$ is the estimated difference between the $V_{inUV}(pk)$ level and the high-frequency ripple minimum voltage level at the peak of AC input half sine wave. As a rule of thumb, it can be assumed to be between 25 V and 30 V.

Taking $I_{V,max,VinOV} = -3.1 \, \text{mA}$, $I_{V,min,VinUV} = -0.15 \, \text{mA}$, $V_{ZCDSH,max,VoutOV} = 2.6 \, \text{V}$, $V_{ZCDSH,min,VoutOV} = 2.35 \, \text{V}$, $V_{INPCLN,max} = -0.22 \, \text{V}$, $V_{INPCLN,min} = -0.14 \, \text{V}$, and $\Delta V_{in,HF,\text{ripple,est}} = 27.5 \, \text{V}$,

$$R_{ZCD,1,min} = -\frac{3}{-3.1 \cdot 10^{-3} \cdot 32} \left[ \sqrt{2} \cdot 350 + \frac{-0.14 \cdot 3.2 \cdot (65 + 0.7)}{2.6} \right] = 14.6 \, \text{kΩ}$$

$$R_{ZCD,1,max} = -\frac{3}{-0.15 \cdot 10^{-3} \cdot 32} \left[ \sqrt{2} \cdot 70 - 27.5 + \frac{-0.22 \cdot 3.2 \cdot (65 + 0.7)}{2.35} \right] = 32.4 \, \text{kΩ}$$

In general, it is recommended to select $R_{ZCD,1}$ to be closer to $R_{ZCD,1,max}$ for lower power dissipation. If a higher input voltage sensing accuracy is desired for the UART reporting, a smaller $R_{ZCD,1}$ is however recommended. In this design example, $R_{ZCD,1} = 27 \, \text{kΩ}$ is selected.
The recommended minimum ZCD shunt resistance \( R_{ZCD,2,\text{min}} \) and maximum ZCD shunt resistance \( R_{ZCD,2,\text{max}} \) are defined and calculated as:

\[
R_{ZCD,2,\text{min}} = \frac{R_{ZCD,1} \cdot N_a \cdot V_{ZCD,\text{min},\text{Vout}}}{N_a \cdot (V_{\text{out}0V} + V_d) - N_a \cdot V_{ZCD,\text{min},\text{Vout}0V}} = 3.65 \, k\Omega \\
R_{ZCD,2,\text{max}} = \frac{R_{ZCD,1} \cdot N_a \cdot V_{ZCD,\text{max},\text{Vout}}}{N_a \cdot (V_{\text{out}0V} + V_d) - N_a \cdot V_{ZCD,\text{max},\text{Vout}0V}} = 4.1 \, k\Omega
\]  

(33)  

(34)

Based on the above, \( R_{ZCD,1} = 3.9 \, k\Omega \) is selected in this design example.

When the AC input voltage decreases at full-load output, the DC link filter capacitor high-frequency peak-to-peak voltage ripple would increase, and this would also result in higher ripple on the ZCD pin negative clamping current, which is sensed for estimating input voltage \( V_{\text{in}} \). Hence, for good \( V_{\text{in}} \) estimation via the ZCD pin, especially at input UVP level \( V_{\text{in},\text{UV}} \), such a ripple effect should be minimized and compensated with proper configuration of \( t_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} \) and \( R_{\text{in}} \) parameters, respectively.

\( t_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} \) and \( t_{\text{on},\text{max},\text{at},V_{\text{in},\text{UV}}} \) parameter respectively denote the maximum on-time at the lowest operational input voltage \( V_{\text{in},\text{low}} \) and at the input UVP level.

\( t_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} \) should be configured not too high, while being able to deliver the steady-state full-load output power \( P_{\text{out,full}} \) at \( V_{\text{in},\text{low}} \). Therefore, \( t_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} \) can be defined and calculated as:

\[
T_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} = \frac{e \cdot t_p \cdot \pi \cdot (V_{\text{in}})_{\text{max}}}{\sqrt{2} \cdot V_{\text{in,low}}}
\]

Where \( e \) is the ratio for margin on the maximum on-time, which is recommended to be between 1.2 and 1.25.

Taking \( e = 1.23 \),

\[
T_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} = 15 \, \mu\text{s}
\]

\( t_{\text{on},\text{max},\text{at},V_{\text{in},\text{UV}}} \) is recommended to be configured lower than \( t_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} \), and can be calculated based on

\[
T_{\text{on},\text{max},\text{at},V_{\text{in},\text{UV}}} = T_{\text{on},\text{max},\text{at},V_{\text{in},\text{low}}} \cdot \frac{V_{\text{in},\text{UV}}}{V_{\text{in,low}}}
\]

\[
T_{\text{on},\text{max},\text{at},V_{\text{in},\text{UV}}} = 12.8 \, \mu\text{s}
\]

\( R_{\text{in}} \) parameter is to compensate the DC link filter capacitor voltage ripple for accurate \( V_{\text{in}} \) measurement. As this parameter configuration is subjective to the line filter and the DC link filter capacitance design, parameter fine-tuning based on actual waveform measurement is required.

For powering up the board, the initial \( R_{\text{in}} \) parameter can be defined and calculated as:

\[
\text{Initial } R_{\text{in}} = \frac{\Delta V_{\text{in},HF,ripple,est}}{I_{\text{pri}(pk),\text{max}}}
\]

\[
\text{Initial } R_{\text{in}} = \frac{27.5}{2.606}
\]

\[
\text{Initial } R_{\text{in}} = 10.6 \, \Omega
\]

Upon successful powering-up of the system, please refer to Section 20.1 for the fine-tuning guide for the \( R_{\text{in}} \) parameter.
Secondary-side regulation FB circuit design

The FB pin filter capacitor $C_{FB}$, optocoupler and the SSR FB circuit are connected based on the connections shown in Figure 16.

The FB pin does not need any external pull-up as XDPL8219 has a fixed voltage reference $V_{REF}$ of 2.428 V, which is internally connected to its FB pin via an internal pull-up resistor. The internal pull-up resistor value is configurable based on the $R_{FB,pull,up}$ parameter.

![Figure 16](image-url)

$V_{supply,SSR}$ from the secondary auxiliary winding rectified output is mainly used to supply the SSR circuit op-amp operational voltage $V_{DD}$ and optocoupler LED current $I_{opto,SSR}$ via resistor $R_{bias,opto}$. For $V_{supply,SSR}$ noise decoupling, in this design example, a ceramic capacitor of $C_{vdd} = 100 \, nF$ with low ESR is selected and placed near the op-amp $V_{DD}$ pin.

As shown in Figure 16, the SSR op-amp non-inverting input should be connected to the SSR reference voltage $V_{REF,SSR}$, while the inverting input should be connected to a resistor/divider formed by $R_{upper}$ and $R_{lower}$ for output voltage sensing. In this design example, the selected op-amp part number is TSM103W, which has dual op-amps, and the non-inverting input of one op-amp is wired to a voltage reference $V_{REF,SSR}$ of 2.5 V internally.

$V_{supply,SSR}$ can be used as the SSR voltage reference supply $V_{supply,REF}$ to provide a minimum biasing current of $I_{KA,min}$ via voltage reference biasing resistor $R_{bias,REF}$, for generating the $V_{REF,SSR}$. However, in this design example, to minimize the standby loss, $V_{supply,REF}$ is not supplied by $V_{supply,SSR}$ based on $N_{a,sec} = 3$, but by another rectified output with lower voltage, based on a partial secondary auxiliary winding turns number of $N_{a,sec,partial} = 2$. Hence, the recommended maximum voltage reference biasing resistance $R_{bias,REF,max}$ can be defined and calculated as:

$$R_{bias,REF,max} = \frac{g}{I_{KA,min}} \cdot \left[ (V_{out,setpoint} + V_d) \cdot \left( N_{a,sec,partial} / N_s \right) - V_{d,aux} - V_{REF,SSR} \right]$$

(38)

Where $g$ is the ratio recommended to be between 0.75 and 0.85, and $V_{d,aux}$ is the auxiliary output diode forward voltage.

Taking $g = 0.8$, $V_{d,aux} = 0.5 \, V$ and $I_{KA,min} = 1 \, mA$ based on the selected op-amp datasheet,

$$R_{bias,REF,max} = 0.8 \cdot \left[ (54 + 0.7) \cdot (2/10) - 0.5 - 2.5 \right] = 6.35 \, k\Omega$$

Based on the above, $R_{bias,REF} = 6.2 \, k\Omega$ is selected in this design example.
XDPL8219 design guide
For high power factor flyback converter with constant voltage output
Secondary-side regulation FB circuit design

To achieve accurate output voltage regulation based on $V_{\text{out,setpoint}}$, the op-amp input biasing current $I_{\text{ib}}$ has to be much smaller than the output sensing upper resistor/divider current $I_{\text{sense,SSR}}$. As compared to using the conventional shunt regulator TL431, which has a maximum reference input current of 4 µA, the selected op-amp has a maximum input bias current of $I_{\text{ib,max}} = 0.2$ µA, which results in much lower regulation offset error $\text{ERR}_{\text{offset,ib}}$ with the same level of $I_{\text{sense,SSR}}$.

Considering that $\text{ERR}_{\text{offset,ib}}$ is desired to be not more than 0.1 percent in this design example, the maximum output sensing upper divider resistance $R_{\text{upper,max}}$ can be defined and calculated as:

$$R_{\text{upper,max}} = \frac{\text{ERR}_{\text{offset,ib}} \cdot (V_{\text{out,setpoint}} - V_{\text{REF}})}{I_{\text{ib,max}}} = \frac{0.1\% \cdot (54 - 2.5)}{0.2 \cdot 10^{-6}} = 257.5 \, \text{k}\Omega \quad (39)$$

Since the ABM burst frequency is fixed based on the $f_{\text{burst}}$ parameter for low audible noise, as a rule of thumb to achieve stable main output voltage at no-load, the $R_{\text{upper}}$ selection should also ensure the output sensing resistor/divider power consumption is at least the power transfer of a single ABM pulse. Therefore, the $R_{\text{upper,max}}$ value can also be defined and calculated as:

$$R_{\text{upper,max}} = \frac{L_p \cdot V_{\text{out,setpoint}} \cdot (V_{\text{out,setpoint}} - V_{\text{REF}})}{V_{\text{mout}}^2 \cdot t_{\text{on,min,ABM}} \cdot f_{\text{burst}} \cdot \eta_{\text{ABM}}} \quad (40)$$

Where $t_{\text{on,min,ABM}}$ is the ABM minimum on-time parameter and $\eta_{\text{ABM}}$ is the estimated power efficiency in ABM.

Take $f_{\text{burst}} = 130$ Hz, $t_{\text{on,min,ABM}} = 1$ µs and assume $\eta_{\text{ABM}} = 65$ percent,

$$R_{\text{upper,max}} = \frac{54 \cdot 10^{-6} \cdot 54 \cdot (54 - 2.5)}{350^2 \cdot 10^{-6} \cdot 130 \cdot 65} = 146.15 \, \text{k}\Omega$$

Based on the smaller $R_{\text{upper,max}}$ calculated from equation (39) and (40), the output sensing upper resistance $R_{\text{upper}}$ should be selected near to $R_{\text{upper,max}} = 146.15$ kΩ to achieve low standby power, so $R_{\text{upper}} = 127.5$ kΩ is selected in this design example.

The output sensing lower divider resistance $R_{\text{lower}}$ can then be defined and calculated as:

$$R_{\text{lower}} = \frac{R_{\text{upper}} \cdot V_{\text{REF}}}{V_{\text{out,setpoint}} - V_{\text{REF}}} = \frac{127.5 \cdot 10^3 \cdot 2.5}{54 - 25} \quad (41)$$

$$R_{\text{lower}} \approx 6.2 \, \text{k}\Omega$$

For good control-loop stability, the FB pin internal pull-up resistance parameter $R_{\text{FB,pull,up}}$ should be configured not too high. On the other hand, for low standby power, $R_{\text{FB,pull,up}}$ should be configured not too low either. In a practical system, $R_{\text{FB,pull,up}}$ may be around 5 kΩ. Hence, $R_{\text{FB,pull,up}} = 5.5$ kΩ is selected in this design example.

XDPL8219’s internal ADC sampling point for the FB pin voltage signal is right after the GD pin signal becomes high for a period of $t_{\text{CS,LEB}}$ (480 ns typ.), to ensure a high signal to noise ratio (SNR). The FB pin capacitor $C_{\text{FB}}$ is mainly used to filter the switching-on MOSFET current ringing noise, which might not be fully damped after $t_{\text{CS,LEB}}$. As the frequency of such ringing noise is normally at least a few MHz and the ADC sampling frequency $f_{\text{sampling,ADC}}$ is a few kHz, the RC filter frequency $f_{\text{RC,FB}}$ formed by $C_{\text{FB}}$ and $R_{\text{FB,pull,up}}$ is recommended to be in the range of 40 kHz to 100 kHz. Therefore, $C_{\text{FB}}$ can be defined and calculated as:

$$C_{\text{FB}} = \frac{1}{2 \cdot \pi \cdot R_{\text{FB,pull,up}} \cdot f_{\text{RC,FB}}} \quad (42)$$

Taking $f_{\text{RC,FB}} = 60$ kHz,

$$C_{\text{FB}} = \frac{1}{2 \cdot \pi \cdot 5.5 \cdot 10^3 \cdot 60 \cdot 10^3} = 482 \, \text{pF}$$

Based on the commonly used ceramic capacitor value which is near to the calculated $C_{\text{FB}}$ above, $C_{\text{FB}} = 470 \, \text{pF}$ is selected in this design example.
The minimum power transfer of the system is reached when the filtered FB voltage level $V_{FB,filtered}$ is the same as or less than the $V_{FB,min}$ parameter. It is recommended to configure the minimum FB voltage $V_{FB,min}$ the same as $V_{CE,sat}$ based on the selected optocoupler datasheet. As a result, $V_{FB,min} = 0.3 \, V$ is selected in this design example.

Based on the minimum current transfer ratio $CTR_{min}$ from the selected optocoupler datasheet, the total resistance of $R_{bias,opto}$ and $R_{opto}$ can be defined as:

$$R_{bias,opto} + R_{opto} \leq h \cdot R_{FB,pullup} \cdot CTR_{min} \cdot \left( \frac{V_{out,setpoint} + V_d}{N_{bias/sec} \cdot N_2 - V_{d,aux} - V_f,opto - V_d} \right)$$

(43)

Where $h$ is the ratio recommended to be between 0.7 and 0.8 for compensating the secondary auxiliary winding rectified output voltage drop under no load at the main output, $V_{FB,min}$ is the optocoupler LED forward voltage, $R_{opto}$ and $V_d$ are respectively the optocoupler series resistance and the forward voltage of $D_o$, as shown in Figure 16.

Taking $CTR_{min} = 100 \%$, $h = 0.7$, $V_{FB,min} = 1.1 \, V$ and $V_d = 0.5 \, V$ for the calculation,

$$R_{bias,opto} + R_{opto} \leq 0.7 \cdot 5.5 \cdot 10^3 \cdot 100\% \cdot \left( \frac{0.7 \cdot (54 + 0.7) \cdot 3/10 - 0.5 - 1.1 - 0.5}{2.428 - 0.3} \right)$$

$$R_{bias,opto} + R_{opto} \leq 16.98 \, k\Omega$$

Based on the above, $R_{bias,opto} + R_{opto} = 16 \, k\Omega$ is selected in this design example. $R_{bias,opto}$ is recommended to be at least 10 times lower than $R_{opto}$, so $R_{bias,opto,max}$, which denotes the maximum $R_{bias,opto}$ value, can then be defined and calculated as:

$$R_{bias,opto,max} = \frac{R_{bias,opto} + R_{opto}}{1.1} = 1.455 \, k\Omega$$

(44)

The recommended maximum RC filter frequency $f_{RC,bias,opto,max}$ formed by $R_{bias,opto}$ and $C_{bias,opto}$ is $f_{line,min}$. Since $R_{bias,opto}$ with high resistance is generally cheaper than $C_{bias,opto}$ with high capacitance, $C_{bias,opto}$'s nominal value is recommended not to exceed $4.7 \, \mu F$. As a result, in this design example, $C_{bias,opto} = 3.3 \, \mu F$ is selected, while the minimum optocoupler biasing resistor value $R_{bias,opto,min}$ can be defined and calculated as:

$$R_{bias,opto,min} = \frac{1}{2 \cdot \pi \cdot C_{bias,opto} \cdot f_{RC,bias,opto,max}} = \frac{1}{2 \cdot \pi \cdot 3.3 \cdot 10^{-6} \cdot 47} \approx 1 \, k\Omega$$

(45)

Based on the $R_{bias,opto,max}$ and $R_{bias,opto,min}$ calculation results, and also $R_{bias,opto} + R_{opto}$ selection above, $R_{bias,opto} = 1 \, k\Omega$ and $R_{opto} = 15 \, k\Omega$ are selected in this design example.

A type II FB compensation network is used in this design example. It consists of a resistor $R_{comp}$ in series with $C_{comp}$, as shown in Figure 16. As a rule of thumb, the initial frequency of the pole at origin $f_{pole,origin}$ can be around 2 Hz to 3 Hz, while the initial frequency of the zero $f_{zero}$ is suggested to be around 5 Hz to 8 Hz. As a result, the initial value of $C_{comp}$ and $R_{comp}$ for system powering-up can be defined and calculated as:

$$Initial \, C_{comp} = \frac{1}{2 \cdot \pi \cdot R_{upper} \cdot f_{pole,origin}}$$

(46)

$$Initial \, R_{comp} = \frac{1}{2 \cdot \pi \cdot C_{comp} \cdot f_{zero}}$$

(47)

Taking $f_{pole,origin} = 2.65 \, Hz$ and $f_{zero} = 5 \, Hz$,

$$Initial \, C_{comp} = \frac{1}{2 \cdot \pi \cdot 127.5 \cdot 10^3 \cdot 2.65}$$

$$Initial \, R_{comp} = \frac{1}{2 \cdot \pi \cdot 470 \cdot 10^{-9} \cdot 5}$$

$$Initial \, C_{comp} = 470 \, nF$$

$$Initial \, R_{comp} = 68 \, k\Omega$$
15 Regulated mode parameters

In regulated mode, the FB pin voltage signal is periodically sampled and digitally filtered. Based on the filtered feedback voltage $V_{FB,\text{filtered}}$, the operating mode of QRMn, discontinuous conduction mode (DCM) or ABM, and the respective switching parameters (on-time $t_{\text{on}}$, valley number $N_{\text{valley}}$, minimum switching period $t_{\text{sw,min}}$, pulse number $n_{\text{ABM}}$) are periodically updated in each operation cycle.

Note: The period of every XDPL8219 operation cycle is 9.823 ms by default. When the HV pin line synchronization is enabled and properly in place with an AC input, it is approximately the half-sine-wave period of an AC input, else it follows the default value.

Note: The switching parameters can be modulated over every operation cycle to achieve the enhanced power quality for AC input, or the switching frequency dithering for constant DC input voltage.

15.1 Digital notch filter

In QRMn and DCM, when the HV pin line synchronization is properly in place with an AC input, or when a constant DC input voltage is detected by the controller, for a duration more than the $n_{\text{notch,blank}}$ parameter, a digital notch filter is enabled. Otherwise, the sampled feedback voltage is processed by a digital low pass filter, to reduce the high frequency component.

The digital notch filter with the quality factor of $N_{\text{quality}}$ suppresses either the double-line-frequency sine-wave component of an AC input, or the sine-wave component generated by the switching frequency dithering for constant DC input voltage, to stabilize the filtered feedback voltage $V_{FB,\text{filtered}}$. The recommended $N_{\text{quality}}$ and $n_{\text{notch,blank}}$ parameter configuration from Table 5 is selected in this design example.

<table>
<thead>
<tr>
<th>Parameter name</th>
<th>Recommended value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_{\text{quality}}$</td>
<td>1.6</td>
<td>–</td>
</tr>
<tr>
<td>$n_{\text{notch,blank}}$</td>
<td>2</td>
<td>Number of operation cycle</td>
</tr>
</tbody>
</table>

15.2 Initial feedback voltage maximum limit

When the regulated mode is entered, the filtered feedback voltage maximum limit $V_{FB,\text{filtered, max}}$ is ramped up from $V_{FB,\text{limit, start}}$ (1.2 V typ.) to $V_{\text{REF}}$ (2.428 V typ.), with an incremental voltage step of $V_{FB,\text{limit, step}}$ parameter after every $t_{FB,\text{limit, step}}$.

Note: $t_{FB,\text{limit, step}}$ is either the synchronized AC input half sine wave period, or 9.823 ms

---

Figure 17 FB voltage maximum limit ramp when entering regulated mode
As shown in Figure 17, when $V_{FB,filtered}$ is higher than $V_{FB,filtered,max}$ initially in the regulated mode entering, the feedback voltage mapping is based on $V_{FB,filtered,max}$ ramp, to prevent the excessive output voltage overshoot during output rise. When $V_{FB,filtered}$ gets lower than $V_{FB,filtered,max}$, the feedback voltage mapping then follows $V_{FB,filtered}$, for the steady-state output regulation.

As a start, $V_{FB,limit,step} = 800 \text{ mV}$ is generally recommended. It can be reduced later after successful powering-up of the system, if there is excessive output rise overshoot found during the start-up test.

### 15.3 Regulated mode CS pin maximum voltage and minimum QRM valley number limits

To better limit the flyback output power, especially at higher input voltage, XDPL8219 features the regulated mode CS pin maximum voltage $V_{OCP1}(V_{in})$ and minimum QRM valley number $N_{valley,min}(V_{in})$, limits which are adaptive based on the estimated input voltage $V_{in}$, as shown in Figure 18.

![Figure 18](image-url)

**Figure 18** Regulated mode minimum valley number limit and CS pin maximum voltage limit adaptation based on estimated input voltage $V_{in}$

As a rule of thumb, the $N_{valley,min,V_{in,high}}$ parameter in Figure 18 can be configured as:

$$N_{valley,min,V_{in,high}} = \begin{cases} 
1 \text{ or } 2, & \frac{V_{AC,max}}{V_{AC,min}} < 2 \\
4 \text{ or } 5, & \frac{V_{AC,max}}{V_{AC,min}} \geq 2
\end{cases} \quad (48)$$

The $V_{AC,max}$ to $V_{AC,min}$ ratio is around 3.4 in this design example, so $N_{valley,min,V_{in,high}} = 5$ is selected based on above.

The $V_{OCP1,V_{in,low}}$ and $V_{OCP1,V_{in,high}}$ parameters in Figure 18 can be defined and calculated as:

$$V_{OCP1,V_{in,low}} = I_{pri(pk),max} \cdot R_{CS} \quad (49)$$

$$V_{OCP1,V_{in,high}} = 2.606 \cdot 0.2 \quad (50)$$

$$V_{OCP1,V_{in,high}} = 0.52 \text{ V}$$

$$V_{OCP1,V_{in,high}} = R_{CS} \cdot I_{pri(pk),max} \cdot \sqrt{\left[ \frac{L_p \cdot I_{pri(pk),max} \cdot f_{min,min,V_{in,high}}}{\frac{1}{2} \cdot \frac{R_{CS}}{V_{AC,min}} \cdot \frac{1}{\sqrt{2}} \cdot \frac{1}{(V_{AC,min}+V_o)}} \right]^2 + 2 \pi \cdot (L_p \cdot C_{tr})^{\frac{1}{2}} \cdot (N_{valley,min,V_{in,high}} - 1) \cdot f_{min,min,V_{in,high}}} \quad (50)$$

Where $V_{in,high}(pk)$ is $\sqrt{2}$ times of $V_{in,high}$, and $C_{tr}$ is the MOSFET time-related effective output capacitance.

Taking $C_{tr} = 135 \text{ pF}$ from the selected MOSFET (IPD80R900P7) datasheet,

$$V_{OCP1,V_{in,low}} = 0.2 \cdot 2.606 \cdot \sqrt{544 \cdot 10^{-6} \cdot 2.606 \cdot 52 \cdot 10^3 \cdot \left( \frac{1}{\sqrt{2}} \cdot \frac{1}{3.2} \cdot \frac{1}{(54+0.7)} \right)^2 + 2 \pi \cdot (544 \cdot 10^{-6} \cdot 135 \cdot 10^{-12})(5 - 1) \cdot 52 \cdot 10^3 \quad (50)$$

Design Guide 24 of 51  V 1.0  2020-06-17
Note: $V_{OCP1, at, V_{in, high}}$ parameter is configurable between 0.34 V and $V_{OCP1, at, V_{in, low}}$ level only. If the calculated $V_{OCP1, at, V_{in, high}}$ is below 0.34 V, $V_{OCP1, at, V_{in, high}} = 0.34$ V should be selected. If the calculated $V_{OCP1, at, V_{in, high}}$ is above the configured $V_{OCP1, at, V_{in, low}}$, then $V_{OCP1, at, V_{in, high}}$ should be configured as per $V_{OCP1, at, V_{in, low}}$.

15.4 On-time limits

The maximum and minimum on-time limits in Figure 19 are adaptive based on the estimated input voltage $V_{in}$.

• QRMn/DCM:

To sense the output overvoltage level of $V_{outOV}$ parameter, the device calculates a $t_{on,min,V_{out,sense}}(V_{in})$ variable, which is the estimated minimum on-time to achieve the desired minimum transformer demagnetization time of $t_{min,demag}$ parameter, at the peak of the estimated input voltage $V_{in,peak}$. The minimum on-time limit $t_{on,min}(V_{in})$ is based on the $t_{on,min}$ parameter or the $t_{on,min,V_{out,sense}}(V_{in})$ variable, whichever is higher, as shown in Figure 19.

For $V_{in}$ between the lowest operational input voltage parameter $V_{in,low}$ and the input overvoltage protection level parameter $V_{in,UV}$, the maximum on-time limit $t_{on,max}(V_{in})$ is scaled to compensate the influence of input voltage on feedback gain.

For $V_{in}$ from $V_{in,low}$ to the input undervoltage protection level parameter $V_{in,UV, ton,max}(V_{in})$ can be linearly reduced from $t_{on,max,at,V_{in,low}}$ parameter to $t_{on,max,at,V_{in,UV}}$ parameter, to limit the maximum power during brown-out.

• ABM:

For $V_{in}$ decreased from $V_{in,high}$, the ABM minimum on-time limit $t_{on,min,ABM}(V_{in})$ is increased from $t_{on,min,ABM}$ parameter, to reduce the burst pulse number for a lower standby power at lower input voltage.

$$t_{on,max}(V_{in}) = \begin{cases} t_{on,max,at,V_{in,low}} - \left( (t_{on,max,at,V_{in,low}} - t_{on,max,at,V_{in,UV}}) \cdot \frac{V_{in}}{V_{in,low} - V_{in,UV}} \right) & \text{when } V_{in} < V_{in,low} \\ t_{on,max,at,V_{in,low}} \cdot \frac{V_{in,low}}{V_{in}} & \text{when } V_{in} \geq V_{in,low} \text{ and } N_{valley} = 1 \end{cases}$$

$$t_{on,min,V_{out,sense}}(V_{in}) = t_{min,demag} \cdot \left( \frac{N_p}{N_s} \right) \cdot \left( \frac{V_{outOV}}{V_{in,peak}} \right)$$

$$t_{on,min,ABM}(V_{in}) = \begin{cases} t_{on,min,ABM} \cdot \left( \frac{V_{in,high}}{V_{in}} \right) & \text{when } V_{in} < V_{in,high} \\ t_{on,min,ABM} & \text{when } V_{in} \geq V_{in,high} \end{cases}$$

Figure 19  On-time limit adaptation based on estimated input voltage $V_{in}$
The recommended on-time limits related parameter configuration from Table 6 is selected in this design example.

**Table 6  On-time limits parameter configuration**

<table>
<thead>
<tr>
<th>Parameter name</th>
<th>Recommended value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{on,max,at,V,in,low}$</td>
<td>Refer to calculation in Section 13</td>
<td>μs</td>
</tr>
<tr>
<td>$t_{on,max,at,V,in,UV}$</td>
<td>Refer to calculation in Section 13</td>
<td>μs</td>
</tr>
<tr>
<td>$t_{min,demag}$</td>
<td>2</td>
<td>μs</td>
</tr>
<tr>
<td>$t_{on,min}$</td>
<td>1.38</td>
<td>μs</td>
</tr>
<tr>
<td>$t_{on,min,ABM}$</td>
<td>1</td>
<td>μs</td>
</tr>
</tbody>
</table>

### 15.5 ABM FB voltage sensing and control

In ABM, the switching pulse on-time $t_{on}$ and burst pulse number $N_{ABM}$ are controlled based on $V_{FB,filtered}$ taken at the last pulse of the previous burst cycle, as shown in Figure 20. The ABM minimum on-time and minimum pulse number per burst are based on the $t_{on,min,ABM}(V_{in})$ and $n_{ABM,min}$ parameters, respectively.

During ABM burst pause, the controller enters sleep mode with the FB pin internal pull-up disabled, to reduce the power consumption. Before the next ABM burst pulse starts, the controller wakes up with the FB pin internal pull-up re-enabled. To avoid measuring the FB pin voltage spikes, which could present initially when the internal pull-up is re-enabled, the start of both ABM burst pulsing and FB pin voltage sampling is delayed upon the controller wake-up, based on the $n_{wakeup}$ parameter.

Typically, the controller has a burst interval which is approximately the configured $1/f_{burst}$ and enters the sleep mode for power saving after completing the last pulse of each burst cycle, as shown in Figure 20.

However, if the UART reporting feature is enabled with $EN_{UART,reporting}$ parameter, either a longer than typical burst interval or a delayed sleep mode entry, or both can occur occasionally, for instance when the UART signal transmission can not be completed within the typical burst interval or before the last pulse of a burst cycle.

![Figure 20  Typical ABM switching waveforms](image)

Referring to Table 7, the recommended parameter configuration for ABM FB voltage sensing and control is selected in this design example.
Table 7  Parameter configuration related to ABM FB voltage sensing and control

<table>
<thead>
<tr>
<th>Parameter name</th>
<th>Recommended value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{\text{burst}} )</td>
<td>130</td>
<td>Hz</td>
</tr>
<tr>
<td>( n_{\text{ABM,min}} )</td>
<td>3</td>
<td>–</td>
</tr>
<tr>
<td>( t_{\text{on,min,ABM}} )</td>
<td>1.00</td>
<td>( \mu \text{s} )</td>
</tr>
<tr>
<td>( t_{\text{wakeup}} )</td>
<td>3</td>
<td>Interval (each interval is around 19 ( \mu \text{s} ))</td>
</tr>
</tbody>
</table>

15.6  Filtered FB voltage mapping and mode transition

![Diagram](https://via.placeholder.com/150)

**Figure 21**  Filtered FB voltage mapping

- **QRMn/DCM:**

  The \( t_{\text{on}}, t_{\text{sw,min}} \) and \( N_{\text{valley}} \) in **Figure 21** are mapped from the filtered feedback voltage \( V_{\text{FB,filtered}} \).

  In QRMn, to switch on the MOSFET at the \( N_{\text{valley}} \) of the drain voltage, the system-dependent QRMn switching period \( t_{\text{sw,QRMn}} \) has to be more than \( t_{\text{sw,min}} \). If the drain voltage valley of \( N_{\text{valley}} \) happens before \( t_{\text{sw,min}} \) is reached, the controller operates in DCM and the DCM switching period \( t_{\text{sw,DCM}} \) follows \( t_{\text{sw,min}} \).

  The minimum switching period \( t_{\text{sw,min}} \) is decreased from \( 1/f_{\text{sw,min}} \) (37.2 \( \mu \text{s} \) typ.) to \( 1/f_{\text{sw,max}} \) when \( V_{\text{FB,filtered}} \) increases from \( V_{\text{FB,ABM}} \) parameter (0.8 V typ.) to \( V_{\text{FB,sw}} \) parameter or more. \( f_{\text{sw,min}} \) and \( f_{\text{sw,max}} \) are respectively the minimum and maximum switching frequency parameters.

  When \( V_{\text{FB,filtered}} \) is \( V_{\text{FB,sw}} \) parameter, \( N_{\text{valley}} \) is mapped to the maximum valley number parameter \( N_{\text{valley,\text{max}}} \). The minimum \( N_{\text{valley}} \) value is however based on \( N_{\text{valley,min}}(V_{\text{in}}) \), as described in **Section 15.3**. When \( N_{\text{valley,min}}(V_{\text{in}}) \) is 1 and the \( V_{\text{FB,filtered}} \) is the same as or higher than \( V_{\text{FB,sw}} \) parameter, \( N_{\text{valley}} \) is mapped to 1.

  For a smoother transition when the \( N_{\text{valley}} \) changes, the device can compensate the \( t_{\text{on}} \) curve using \( \text{C}_{\text{valley,comp}} \) parameter. To stabilize the \( N_{\text{valley}} \) in steady state operation, a hysteresis on \( N_{\text{valley}} \) change is applied, and the
**Regulated mode parameters**

*N*\text{valley} is only updated once in each operation cycle. If the *N*\text{valley} change is more than a *N*\text{valley,fast} parameter, the controller can speed up the *N*\text{valley} update for a better dynamic load response.

When *V*\text{FB,filtered} increases from *V*\text{FB,on} parameter (0.8 V typ.), *t*\text{on} increases from *t*\text{on,min}(*V*\text{in})\. When *V*\text{FB,filtered} is increased to *V*\text{FB,max,map} parameter or more, the *t*\text{on} based on *t*\text{on,max}(*V*\text{in}) or *V*\text{DCP1}(*V*\text{in}), and the switching period depending on either 1/*f*\text{sw,max} or the minimum QRM\text{n} valley number limit *N*\text{valley,min}(*V*\text{in})\. 

- **ABM:**
  
  *t*\text{on} and *n*\text{burst} are mapped from *V*\text{FB,filtered} taken at the last pulse of previous burst cycle.

  *V*\text{FB,ABM} parameter (0.8 V typ.) is the *V*\text{FB,filtered} threshold for ABM entry and exit. To enter ABM, *V*\text{FB,filtered} needs to be below the *V*\text{FB,ABM} threshold, for a minimum time-out based on the *t*\text{ABM,blank} parameter. If *EN*\text{Burst,Exit,Filter,Feedback} parameter is enabled, ABM will be exited when *V*\text{FB,filtered} rises above the *V*\text{FB,ABM} threshold. If it is disabled, ABM will be exited when the sampled FB voltage rises above the *V*\text{FB,ABM} threshold.

  When *V*\text{FB,filtered} decreases from *V*\text{FB,ABM} parameter (0.8 V typ.) to *V*\text{FB,min} parameter, *t*\text{on} decreases from *t*\text{on,min}(*V*\text{in}) to *t*\text{on,min,ABM}(*V*\text{in}), while *n*\text{burst} decreases from *n*\text{ABM,max} to *n*\text{ABM,min} parameter. *n*\text{ABM,max} is an integer which is approximately the ratio of *f*\text{sw,min} parameter over *f*\text{burst} parameter.

  When *V*\text{FB,filtered} is the same as or lower than the *V*\text{FB,min} parameter, the power transfer is minimum, with the *t*\text{on} based on *t*\text{on,min,ABM}(*V*\text{in}) and pulse number *n*\text{ABM} based on *n*\text{ABM,min}.

Referring to **Table 8**, the recommended parameter configuration for FB voltage mapping and mode transition is selected in this design example.

<table>
<thead>
<tr>
<th>Parameter name</th>
<th>Recommended value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><em>f</em>\text{sw,max}</td>
<td>186.4 kHz</td>
<td></td>
</tr>
<tr>
<td><em>EN</em>\text{Burst,Exit,Filter,Feedback}</td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td><em>t</em>\text{ABM,blank}</td>
<td>6.5 ms</td>
<td></td>
</tr>
<tr>
<td><em>N</em>\text{valley,max}</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td><em>N</em>\text{valley,fast}</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td><em>C</em>\text{valley,comp}</td>
<td>3.0</td>
<td></td>
</tr>
<tr>
<td><em>V</em>\text{FB,ave,1}</td>
<td>1.5 V</td>
<td></td>
</tr>
<tr>
<td><em>V</em>\text{FB,max,map}</td>
<td>2.0 V</td>
<td></td>
</tr>
<tr>
<td><em>V</em>\text{FB,sw}</td>
<td>1.5 V</td>
<td></td>
</tr>
<tr>
<td><em>V</em>\text{FB,min}</td>
<td><em>V</em>\text{CE,sat} (refer to optocoupler datasheet, as described in Section 14)</td>
<td>V</td>
</tr>
</tbody>
</table>
UART reporting

All UART reporting data packets are sent based on the unidirectional UART communication (XDPL8219 as master), with a fixed baud rate of 9600 bps.

When ENUART,REPORTING parameter is enabled, XDPL8219 UART pin transmits a regular data packet once every 14 operation cycles, which contains the following information:

- Last estimated input voltage rms value \( V_{in} \)
- Last detected line frequency or input voltage type based on \( F_{\text{line,UART}} \)
- Last measured IC junction temperature \( T_{J,\text{UART}} \), based on its internal sensor

**Note:** In ABM, the \( F_{\text{line,UART}} \) cannot be synchronized with the input voltage frequency, for power savings. It only shows the last detected values before entering ABM.

The regular data packet information are useful for the power monitoring, and also for the reliability improvement, such as to reduce the second-stage constant current regulator maximum output power, when the \( V_{in} \) drops too low or \( T_{J,\text{UART}} \) rises too high.

When both ENUART,REPORTING and ENSEND,V,IN,LOSS parameters are enabled, XDPL8219 UART pin transmits one or more data packets which indicate the input voltage loss, if the consecutive number of too low ZCD pin clamping current \( I_{\text{IV}} \) sampling value has exceeded a limit.

When both ENUART,REPORTING and ENSEND,LAST,ERROR,CODE parameters are enabled, XDPL8219 transmits a data packet which contains the error code of the last triggered protection, right before every auto restart. If the triggered protection reaction is hardware restart, stop-mode or latch-mode, the error code will not be sent out.

**Note:** Upon protection triggering, XDPL8219 flyback converter without switching cannot deliver the operating voltage supply of the micro-controller, for receiving and decoding the error code.

When UARTpolarity parameter is configured as high, the UART reporting bus idle level is high (3.3 V typ.), with the data logic level based on high = 1 and low = 0. This parameter setting is recommended for the non-isolated unidirectional UART communication e.g., with a micro-controller on primary side.

When UARTpolarity parameter is configured as low, the UART reporting bus idle level is low, with the data logic level based on low = 1 and high = 0. This parameter setting is recommended for the isolated unidirectional UART communication e.g., with a micro-controller on secondary side, via an opto-coupler.

**Figure 22** shows the recommended isolated UART circuit, when the UARTpolarity parameter is configured as low. This circuit is mounted on the isolated UART reporting evaluation plugin board, which is included in the XDPL8219 40 W reference design package, and it can be connected to the main board easily for evaluation.
Note: *In Figure 22, VCC_P net connects to the positive polarity of either C_{VCC} (if error code sending is needed), or C_{out,aux}, while the UART net connects to XDPL8219 UART pin, and PGND symbol connects to the primary ground.*

The UART reporting data packet decoding and interpretation are shown in Table 9, Table 10 and Error! Reference source not found..

### Table 9 UART reporting data packet format for decoding

<table>
<thead>
<tr>
<th>Type of data packet</th>
<th>Byte 1</th>
<th>Byte 2</th>
<th>Byte 3</th>
<th>Byte 4</th>
<th>Byte 5</th>
<th>Byte 6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Regular data packet</td>
<td>7E_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Typical loss of input voltage</td>
<td>40_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>indication data packet</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Loss of input voltage indication</td>
<td>7E_H</td>
<td>ED_H</td>
<td></td>
<td>ED_H</td>
<td>ED_H</td>
<td>ED_H</td>
</tr>
<tr>
<td>within the regular data packet</td>
<td></td>
<td></td>
<td>Low byte of</td>
<td>or</td>
<td>High byte of</td>
<td>or</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>V_{in,aux} data</td>
<td></td>
<td>V_{in,aux} data</td>
<td></td>
</tr>
<tr>
<td>Error code data packet</td>
<td>60_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Low byte of</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Error code</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>High byte of</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Error code</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Checksum</td>
<td>(XOR sum of</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(XOR sum of Byte 1 to 5</td>
<td>Byte 1 to 3 before)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 10 Interpretation of the decoded regular data

<table>
<thead>
<tr>
<th>Regular data type</th>
<th>Decoded regular data minimum decimal value</th>
<th>Decoded regular data maximum decimal value</th>
<th>Data interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_{in}</td>
<td>0</td>
<td>255</td>
<td>If t_{in} = FF_{H}, the input voltage type has not been detected. If t_{in} = 00_{H}, the last detected input voltage type is constant DC. If t_{in} ≠ FF_{H} and t_{in} ≠ 00_{H}, the last detected input voltage type is AC and the F_{LINE,UART} (unit: Hz) can be calculated based on: ( F_{\text{LINE,UART}} = \begin{cases} 5828/t_{\text{in}}, &amp; T_{\text{critical}} &gt; 119°C \ 7726/t_{\text{in}}, &amp; T_{\text{critical}} \leq 119°C \end{cases} ) Where ( T_{\text{critical}} ) is the IC overtemperature protection level parameter setting.</td>
</tr>
<tr>
<td>V_{in,aux}</td>
<td>0</td>
<td>40960</td>
<td>( V_{\text{in}} = \begin{cases} 0.005460 \cdot V_{\text{in,aux}} \cdot N_p/N_a, &amp; t_{\text{in}} \neq FF_{H} \text{ and } t_{\text{in}} \neq 00_{H} \ 0.007722 \cdot V_{\text{in,aux}} \cdot N_p/N_a, &amp; t_{\text{in}} = 00_{H} \end{cases} )</td>
</tr>
<tr>
<td>T_{40}</td>
<td>0</td>
<td>190</td>
<td>( T_{\text{UART}} = T_{40} - 40 )</td>
</tr>
</tbody>
</table>

Note: The micro-controller receiving the regular data packet should do the averaging on the decoded \( V_{\text{in}} \) and \( F_{\text{LINE,UART}} \) data samples, to obtain the more stable value.
Note: The microcontroller should store the necessary calibration data for its post-processing, to compensate the offset on \( V_{\text{in}} \), which varies based on the IC and system tolerances of each board.

Table 11  Interpretation of the error code data

<table>
<thead>
<tr>
<th>Error code data</th>
<th>Last triggered protection</th>
</tr>
</thead>
<tbody>
<tr>
<td>UART_polarity = High UART_polarity = Low</td>
<td>None</td>
</tr>
<tr>
<td>0000_H</td>
<td>FF_FF</td>
</tr>
<tr>
<td>0008_H</td>
<td>FF_FF</td>
</tr>
<tr>
<td>0010_H</td>
<td>FF_FF</td>
</tr>
<tr>
<td>0020_H</td>
<td>FF_FF</td>
</tr>
<tr>
<td>0080_H</td>
<td>FF_FF</td>
</tr>
<tr>
<td>0100_H</td>
<td>FE_FF</td>
</tr>
<tr>
<td>0200_H</td>
<td>FD_FF</td>
</tr>
<tr>
<td>0400_H</td>
<td>FB_FF</td>
</tr>
<tr>
<td>0800_H</td>
<td>F7_FF</td>
</tr>
<tr>
<td>4000_H</td>
<td>B_FF</td>
</tr>
<tr>
<td>8000_H</td>
<td>T_FF</td>
</tr>
</tbody>
</table>

In this design example, \( \text{EN}_{\text{UART,REPORTING}} = \text{Enabled} \), \( \text{EN}_{\text{SEND,V,IN,LOSS}} = \text{Enabled} \), \( \text{EN}_{\text{SEND,LAST,ERROR,CODE}} = \text{Enabled} \) and \( \text{UART}_{\text{polarity}} = \text{Low} \) parameter settings are selected.
17 Other functions and protections

17.1 Enhanced power factor correction

To compensate for the input current displacement caused by the C\textsubscript{DC,filter} and line filter, the XDPL8219 enhanced power factor correction (EPFC) feature can be enabled by configuring the correction gain parameter named C\textsubscript{EMI} above zero. As a start, it can be configured as per the C\textsubscript{DC,filter} value. Therefore, the initial C\textsubscript{EMI} = 0.22 μF parameter setting is selected in this design example.

The EPFC gain is reduced from C\textsubscript{EMI} parameter to zero for a smooth transition to ABM, when the V\textsubscript{FB,filtered} is decreased from V\textsubscript{EPFC,on} parameter to V\textsubscript{FB,ABM} parameter (0.8 V typ.). V\textsubscript{EPFC,on} = 1 V parameter setting is recommended and selected in this design example.

Upon successful powering-up of the system, refer to Section 20.3 for the fine-tuning guide.

17.2 Enhanced THD correction

By enabling the EN\textsubscript{ETHDC} parameter, the controller compensates the input current distortion caused by the changing QRM\textsubscript{n}duty cycle over the AC input half-sine-wave period. Such compensation can however increases the EMI at higher input voltage, caused by the higher switching peak current. Hence, it is only recommended to enable the EN\textsubscript{ETHDC} parameter when the extremely low THD is required at full output power, where the QRM valley number is the lowest and such compensation effect would be the highest.

Using the XDPL8219 40 W reference design as an example, even with EN\textsubscript{ETHDC} parameter disabled by default, THD less than 10 percent can be achieved over wide operating range. In this design example, EN\textsubscript{ETHDC} = Disabled parameter setting is selected.

Upon successful powering-up of the system, refer to Section 20.3 for the fine-tuning guide.

17.3 Switching frequency dithering for constant DC input

To lower the EMI while operating with a constant DC input voltage, the switching frequency dithering feature can be enabled by configuring the c\textsubscript{dither} parameter above zero. Based on the modulation gain parameter c\textsubscript{dither}, t\textsubscript{on} and t\textsubscript{sw,min} are modulated in QRM\textsubscript{n} and DCM, while t\textsubscript{sw,min} is modulated in ABM, to dither the switching frequency.

c\textsubscript{dither} = 10 percent parameter setting is recommended and selected in this design example.

17.4 Auto restart time

For all protections with the auto restart reaction, the auto restart time is common and configurable based on t\textsubscript{auto,restart} parameter.

t\textsubscript{auto,restart} = 1.2 sec parameter setting is recommended and selected in this design example.

17.5 V\textsubscript{CC} OVP

The V\textsubscript{CC} overvoltage protection (OVP) reaction is configurable to latch-mode or auto restart, based on the Reaction\textsubscript{VCC,OVP} parameter. In addition, the V\textsubscript{CC} OVP level is also configurable based on the V\textsubscript{VCC,max} parameter.

Reaction\textsubscript{VCC,OVP} = Latch-Mode and V\textsubscript{VCC,max} = 23 V are recommended and selected in this design example.
17.6 Regulated mode $V_{CC}$ UVP

$EN_{VCC,UVP}$ parameter refers to the enable switch for the regulated mode $V_{CC}$ undervoltage protection (UVP). The protection reaction is fixed as auto restart and it is triggered when $V_{CC}$ voltage is the same as or lower than regulated mode $V_{CC}$ UVP level of $V_{VCC,min}$, for longer than a blanking time.

$EN_{VCC,UVP} = \text{Enabled}$ and $V_{VCC,min} = 7.5\, \text{V}$ parameter settings are recommended and selected in this design example.

17.7 IC overtemperature protection

The IC overtemperature protection level is based on the $T_{\text{critical}}$ parameter. If $T_{\text{critical}}$ is configured above $119^\circ$C, the maximum switching frequency parameter $f_{\text{sw,max}}$ cannot be configured above $186.4\, \text{kHz}$. The protection reaction is fixed as auto restart, while the maximum junction temperature for start-up/restart is fixed as $4^\circ$C below $T_{\text{critical}}$.

$T_{\text{critical}} = 119^\circ$C is recommended and selected in this design example.

17.8 Primary MOSFET over-current protection

$V_{OCP2}$ denotes the CS pin voltage level 2 for the primary MOSFET over-current protection. Under the single-fault condition of shorted primary main winding, the primary MOSFET over-current protection is triggered when the CS pin voltage exceeds $V_{OCP2}$ for longer than a blanking time based on the $t_{CSOCP2}$ parameter.

$t_{CSOCP2} = 240\, \text{ns}$ is recommended and selected in this design example.

$V_{OCP2}$ level is automatically selected based on Table 12. In this design example, $V_{OCP1,at,V,in,low} = 0.52\, \text{V}$ is selected, so $V_{OCP2} = 0.8\, \text{V}$ is applied automatically. The protection reaction is fixed as auto restart.

<table>
<thead>
<tr>
<th>$V_{OCP1,at,V,in,low}$ (V)</th>
<th>$V_{OCP2}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.34 to 0.36</td>
<td>0.6</td>
</tr>
<tr>
<td>0.37 to 0.54</td>
<td>0.8</td>
</tr>
<tr>
<td>0.55 to 0.72</td>
<td>1.2</td>
</tr>
<tr>
<td>0.73 to 1.08</td>
<td>1.6</td>
</tr>
</tbody>
</table>

17.9 Debug mode

When the $\text{Debug\_Mode}$ parameter is enabled, the controller enters the stop mode, after a protection is triggered except for the $V_{CC}$ undervoltage lockout. There is no GD pin switching in stop mode and the controller stays in this mode to allow the error code readout for identifying the triggered protection, as long as the $V_{CC}$ stays above the $V_{UVOFF}$ ($6\, \text{V typ}$).

The parameter setting of $\text{Debug\_Mode} = \text{Disabled}$ is selected in this design example. The $\text{Debug\_Mode}$ parameter should only be enabled for debugging purposes.
18 PCB layout guide

a) Minimize the circumference of the following high-current/high-frequency loop with traces which are short and wide (or with jumper wires which are short and thick).
   • Power switch loop formed by DC link filter capacitor $C_{\text{DC,filter}}$, primary main winding, flyback MOSFET and CS resistor $R_{CS}$.
   • Main output rectifier loop formed by secondary main winding, main output diode and main output capacitor.
   • Auxiliary output rectifier loop formed by auxiliary winding, auxiliary output diode and auxiliary output capacitor.

b) Place each filter capacitor, $V_{CC}$ noise decoupling capacitor $C_{\text{VCC,decouple}}$, ZCD pin filter capacitor $C_{\text{ZCD}}$ and FB pin filter capacitor $C_{\text{FB}}$ near to its designated pin and the GND pin of the controller.

c) Apply the following guide for star grounding.
   • Connect ground signal traces of $C_{\text{VCC,decouple}}$, $C_{\text{ZCD}}$, $R_{\text{ZCD,2}}$, $C_{\text{FB}}$, the controller GND pin and the optocoupler emitter pin.
   • Connect $V_{CC}$ ground traces of the $V_{CC}$ capacitor $C_{\text{VCC}}$ and primary auxiliary winding.
   • Connect the $C_{\text{HV}}$ GND pin near to the ground pin of $C_{\text{DC,filter}}$.
   • Connect the GND pin of each $C_{\text{VCC}}$, $C_{\text{VCC,decouple}}$, $R_{CS}$ and bridge rectifier separately to a single point near $C_{\text{DC,filter}}$.

d) Ensure the high dv/dt traces from the MOSFET drain and GD pin are as far as possible from the FB pin and its connected trace.

e) Shield signal traces with ground traces or ground plane, which can help to reduce noise pick-up.

f) Always ensure appropriate safety clearances between the high voltage and low voltage nets.
19 Parameter configuration list, setup and procedures

19.1 Parameter configuration list

Figure 23 shows the XDPL8219 parameter configuration list, with selected values based on the design examples from Section 2 to Section 17. For another system design, the values in the list can be different.

For the IC parameter configuration setup and procedures, please refer to Section 19.2 and Section 19.3. For safety purposes, before powering up the board, it is important to ensure that the configured IC parameter values in the hardware configuration section in Figure 23 are compatible with the actual system hardware dimensioning.

![Figure 23: IC parameter configuration list with selected values based on design examples from Section 2 to Section 17](image)

Note: User ID parameter in Figure 23 has no effect on the IC behavior and system performance. By default, the value of this parameter is set to zero. If necessary, it can be configured to store system information, such as parameter version, LED driver model, etc.
19.2 Parameter configuration setup

The tools needed for on-board XDPL8219 parameter configuration are listed in Table 13.

<table>
<thead>
<tr>
<th>Tool type</th>
<th>Tool name</th>
<th>Description</th>
<th>Ordering/Download link</th>
<th>Ordering/Download content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware</td>
<td>.dp Interface Gen2</td>
<td>.dp Interface board</td>
<td>IF-BOARD.DP-GEN2</td>
<td>.dp Interface Gen2 x 1 USB cable x 1</td>
</tr>
<tr>
<td>Software</td>
<td>.dp Vision</td>
<td>GUI for parameter configuration of all .dp products</td>
<td>.dp Vision</td>
<td>Latest version of the .dp Vision installer (*.exe)</td>
</tr>
<tr>
<td>XDPL8219</td>
<td>XDPL8219 parameter csv file</td>
<td>XDPL8219 parameter configuration file</td>
<td>XDPL8219 40W reference board homepage</td>
<td>Latest version of .dp Vision folder setup file (*.msi), which installs the following</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Note:</td>
<td>XDPL8219 40 W reference design engineering report (<em>.pdf) and parameter configuration file (</em>.csv), including images for the configuration file.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Note:</td>
<td>XDPL8219 design guide (*.pdf)</td>
</tr>
</tbody>
</table>

Figure 24 shows the hardware setup needed for the on-board XDPL8219 parameter configuration.

Note: Please ensure the board is not supplied with any voltage before connecting the programmable cable to the target XDPL8219 board. For parameter configuration on the XDPL8219 40 W reference design, please connect the programming cable to its configuration connector X2.
19.3 Parameter configuration procedures

After the hardware connections for XDPL8219 configuration (see Figure 24) are done, please start the program by clicking the shortcut “.dp Vision” on the desktop.

Note: During the program start-up, if the system shows there is a newer version of .dp Vision, please follow the procedure and update accordingly. As the screenshots were taken based on .dp Vision version 2.0.9.4, it might look different for newer versions of .dp Vision.

A .dp Vision user manual is available by clicking [Help] >> [Help contents], to provide the detailed instructions on how to use this GUI for parameter configuration. Alternatively, the following simple guide is also available for quick and easy reference.

Open the XDPL8219 parameter configuration file (*.csv) from the default installation folder at C:\Users\<Username>\Infineon Technologies AG\dp vision\Parameters, as shown in Figure 25.

After opening the parameter csv file, a list of configurable parameters with default values based on the reference board design will be shown (see the box on the left in Figure 26). These default values can be changed for another board design, by referring to the design guide from Section 2 to Section 18 and the fine-tuning guide in Section 20.

If a parameter value is changed and no limit violation is found, the changed value itself will turn blue, like the example in Figure 26 which the $R_{c1}$ parameter in the hardware configuration section has been changed from 0.2 Ω to 0.18 Ω. Otherwise, if an error is detected (e.g., exceeded min./max. value), the parameter value which caused the error will turn red and the message bar of .dp Vision (see the top right in Figure 26) will show an error message. If any error is not resolved, the user is not allowed to configure the IC with the changed value.

Note: For safety and proper system functioning, it is important to ensure the hardware configuration section parameter values are compatible with the actual system hardware dimensioning.
There are two options available to configure the IC based on the list of parameter values shown in .dp Vision.

- **Burn configuration**

The new XDPL8219 chip from Infineon does not contain any parameter configuration by default, so the user should first burn a full set of parameters on the new chip using this function, before any application testing. If the XDPL8219 chip on board has already been burned with a first full set of parameters in its one-time programmable (OTP) memory space, such as the XDPL8219 40 W reference board, any IC parameter value change on it with this option is considered as parameter patching. There are total 77 patchable OTP memory spaces.

Each time the burn configuration function is executed, .dp Vision will detect if there is parameter value difference between the saved configuration file and the target XDPL8219. If a difference is detected, each burn configuration will consume a minimum of three patchable memory spaces. However, the process will be aborted if it requires more memory space than what is available on the target IC. In that case, the user will have to replace the XDPL8219 chip with a new one in order to burn the configuration.

*Table 14* shows the recommended procedures for using the burn configuration function in .dp Vision to burn a first full set of parameters or patch the parameters into the OTP memory.

**Table 14**  
**Burn configuration procedures**

<table>
<thead>
<tr>
<th>Step</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>Open configuration file using .dp Vision (see example in <em>Figure 25</em>).</td>
</tr>
<tr>
<td>II</td>
<td>If necessary, change any parameter value (see example in <em>Figure 26</em>), then click [File] &gt;&gt; [Save] or [File] &gt;&gt; [Save as] to save the configuration file. Otherwise, proceed to step III.</td>
</tr>
<tr>
<td>III</td>
<td>Ensure that the primary supply voltages (e.g., AC input) to the board are switched off or disconnected, and the hardware connection for configuration is OK based on <em>Figure 24</em>.</td>
</tr>
<tr>
<td>IV</td>
<td>Click ☀️ to supply power and establish a connection to the target XDPL8219. After this step, XDPL8219 will be in configuration mode (with V\text{CC} voltage for OTP programming at 7.5 V ± 0.15 V) and the device status ☐ should change to ☑️.</td>
</tr>
<tr>
<td>V</td>
<td>Click ☑️ to burn the configuration to the target XDPL8219. After this step, you should see a pop-up window, which is similar to one of those below.</td>
</tr>
<tr>
<td>VI</td>
<td>Click “Proceed” or “Yes” to burn/patch the configuration. After this step, a pop-up window should show that the burning/patching is successful.</td>
</tr>
<tr>
<td>VII</td>
<td>Click “OK” on the pop-up window, then disconnect the programming cable from the XDPL8219 configuration connector.</td>
</tr>
</tbody>
</table>
XDPL8219 design guide
For high power factor flyback converter with constant voltage output
Parameter configuration list, setup and procedures

- Test configuration

This function will download the parameter values from the list in .dp Vision into the XDPL8219 RAM, followed by an automatic IC start-up, for application testing with the new configuration (See the recommended procedures in Table 15).

Unlike using the burn configuration, parameter configuration with this option is not permanent because the loaded RAM contents will be lost once the IC supply voltage is turned off, but the advantage of using this option is that it does not consume OTP memory space, thus there is no limit on the number of parameter value changes.

Table 15  Test configuration procedures

<table>
<thead>
<tr>
<th>Step</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>Open the configuration file using .dp Vision (see example in Figure 25).</td>
</tr>
<tr>
<td>II</td>
<td>Ensure that the primary supply voltages (e.g., AC input) to the board are switched off and the hardware connection for configuration is OK based on Figure 24, plus a low-ESR ceramic capacitor of 1 nF soldered across the UART pin and ground for noise decoupling.</td>
</tr>
<tr>
<td>III</td>
<td>Ensure EN_UART,REPORTING parameter is disabled and change the desired parameter value (see example in Figure 26). Note: If the EN_UART,REPORTING parameter is enabled, the success of test configuration cannot be guaranteed, since .dp Vision will show an error due to unable to get the status from XDPL8219 with UART reporting, after the automatic IC start-up with the new configuration in RAM.</td>
</tr>
<tr>
<td>IV</td>
<td>Click 🔄 to supply power and establish a connection to the target XDPL8219. After this step, XDPL8219 will be in configuration mode and the device status 🔄 should change to 🔄.</td>
</tr>
<tr>
<td>V</td>
<td>Ensure the board test setup (e.g., output load) is OK, then apply the AC input to the board. After this step, the board does not start-up because XDPL8219 is still in configuration mode.</td>
</tr>
<tr>
<td>VI</td>
<td>Click 🔄 to test the new configuration with the target XDPL8219.</td>
</tr>
<tr>
<td>VII</td>
<td>If the IC automatically starts up with the new configuration, you should see a pop-up window like the one shown below. Click “OK” to proceed. Note: If there is any protection being triggered after step VI, the pop-up window would show that the test configuration is unsuccessful; Please refer Section 21 for the debugging guide.</td>
</tr>
<tr>
<td>VIII</td>
<td>To test another configuration change, repeat steps II to VII. If the following message box appears in between the steps, click “Yes” to proceed. Otherwise, turn-off the AC input and disconnect the programming cable from the XDPL8219 configuration connector.</td>
</tr>
</tbody>
</table>

Note: If any error occurs during the parameter configuration procedures, please refer to the message bar of .dp Vision for the error description. For more details, please refer to the .dp Vision user manual.
20 Fine-tuning guide

This section presents guidelines for how to fine-tune the value of a few essential XDPL8219 parameters, based on the actual measurement waveform or data.

20.1 Input voltage-sensing parameter fine-tuning

When the primary MOSFET is switched on, the XDPL8219 measures the current flowing out of the ZCD pin \(-I_{V}\), to estimate the DC link filter capacitor voltage \(V_{DC, \text{filter}}\).

Ideally, \(V_{DC, \text{filter}}\) should be a low-frequency (e.g., typically 100 Hz ~ 120 Hz) rectified sinusoidal waveform, as shown in Figure 27, where the peak value of \(V_{DC, \text{filter}}\) is equal to AC input peak value \(V_{\text{in,peak}}\), and the estimated input voltage \(V_{\text{in}}\) in rms value is assumed to be 0.707 times \(V_{\text{in,peak}}\). However, due to the input line filter impedance and the filter capacitor ESR, the actual \(V_{DC, \text{filter}}\) has high switching frequency ripple (in the kHz range) over the low-frequency sinusoidal waveform, whose ripple peak-to-peak voltage level varies based on the peak current being drawn by the transformer primary main winding. Step III of Table 16 shows an example of the actual \(V_{DC, \text{filter}}\) waveform.

To improve the input voltage estimation accuracy, \(R_{\text{in}}\) parameter fine-tuning is important for the IC to estimate the correct \(V_{\text{in,peak}}\) by compensating such switching frequency ripples, which appears in \(-I_{V}\) measurements as well.

Table 16 shows the recommended procedures for \(R_{\text{in}}\) parameter fine-tuning.

<table>
<thead>
<tr>
<th>Step</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>Apply two voltage probes on the board, which respectively measure the waveform of the DC link filter capacitor voltage (V_{DC, \text{filter}}) and CS pin voltage (V_{CS}).</td>
</tr>
<tr>
<td>II</td>
<td>Ensure the target XDPL8219 has already been burned with at least a first full set of parameters. Power up the board with normal operational minimum AC input voltage (V_{\text{AC,min}}) and full load output. If it cannot be powered up, retry by burning the input UVP to enable switch parameter EN(_{\text{UVP,in}}) as “Disabled” (if it was not before) or refer Section 21 for the debugging guide.</td>
</tr>
<tr>
<td>III</td>
<td>Capture the voltage waveform with a time base of 1 ms and zoom into the peak voltage for measuring the minimum level of the (V_{DC, \text{filter}}) high-frequency voltage ripple ((V_{DC, \text{HF, RIPPLE,MIN}})) and the maximum level of (V_{CS} (V_{CS, \text{max}})). Below is an example of a waveform captured on the 40 W reference design with (V_{\text{AC,min}} = 90 V_{\text{rms}}, F_{\text{line}} = 60 \text{ Hz and full-load output (I}_{\text{out}} = 0.8 \text{ A).}</td>
</tr>
</tbody>
</table>
**XDPL8219 design guide**

*For high power factor flyback converter with constant voltage output*

**Fine-tuning guide**

### IV

Turn-off the AC input. Calculate R1 with the equation below and voltage measurements from step III:

$$ R1 = R_{CS} \cdot \left( \frac{\sqrt{2} \cdot V_{AC,\text{min}} - V_{DC,HF,\text{RIPPLE,MIN}}}{V_{CS,\text{max}}} \right) $$

Based on full load output

Calculation example based on 40 W reference design with $V_{AC,\text{min}} = 90 \text{ V rms}$, $F_{\text{line}} = 60 \text{ Hz}$ and full-load output ($I_{\text{out}} = 0.8 \text{ A}$):

$$ R1 = 0.2 \cdot \left( \frac{\sqrt{2} \cdot 90 - 100.4}{0.501} \right) = 10.73 \Omega $$

### V

Repeat step III to obtain another measurement of $V_{DC,HF,\text{RIPPLE,MIN}}$ and $V_{CS,\text{max}}$ based on 33% load.

### VI

Turn-off the AC input. Calculate $R2$ with the equation below and voltage measurements from step V:

$$ R2 = R_{CS} \cdot \left( \frac{\sqrt{2} \cdot V_{AC,\text{min}} - V_{DC,HF,\text{RIPPLE,MIN}}}{V_{CS,\text{max}}} \right) $$

Based on 33% load output

Calculation example based on 40 W reference design with $V_{AC,\text{min}} = 90 \text{ V rms}$, $F_{\text{line}} = 60 \text{ Hz}$ and 33% load output ($I_{\text{out}} = 0.265 \text{ A}$):

$$ R2 = 0.2 \cdot \left( \frac{\sqrt{2} \cdot 90 - 116.6}{0.281} \right) = 7.59 \Omega $$

### VII

Calculate the fine-tuned $R_{in}$ parameter value with the following equation:

$$ \text{Fine tuned } R_{in} = 0.5 \cdot (R1 + R2) + R_{dc(on),25^\circ C} + R_{dc,pri,\text{winding}} + R_{CS} $$

Where $R_{dc(on),25^\circ C}$ is the MOSFET drain-source on-resistance at $25^\circ C$, and $R_{dc,pri,\text{winding}}$ is the primary main winding DC resistance.

Calculation example based on 40 W reference design:

$$ \text{Fine tuned } R_{in} = 0.5 \cdot (10.73 + 7.59) + 0.9 + 0.265 + 0.2 $$

$$ \text{Fine tuned } R_{in} \approx 10.5 \Omega $$

### VIII

Use the burn configuration in .dp Vision to patch the $R_{in}$ parameter with the value from step VII and also enable the ENUVP,In parameter (if it was set to “Disabled” before). Then, verify the AC input UVP accuracy at full load and low load.

#### 20.2 QR valley switching parameter fine-tuning

Unlike conventional analog solutions which achieve QR valley switching by introducing an external hardware delay on the zero-crossing signal with the ZCD pin capacitor, the XDPL8219 ZCD pin capacitor is mainly used for noise filtering only. Therefore, a fixed capacitor value, e.g., 47 pF, can be used across designs of different power classes. To achieve QRMn, the XDPL8219 dynamically measures the resonant period and delays the MOSFET switch-on by a quarter of the resonant period after zero-crossing of the primary auxiliary winding voltage.
**Fine-tuning guide**

$t_{ZCOPD}$ parameter fine-tuning is, however, necessary to compensate for XDPL8219 internal propagation delay in ZCD and also external delay caused by the noise-filtering capacitor at the ZCD pin. Table 17 shows the recommended procedures for $t_{ZCOPD}$ parameter fine-tuning.

<table>
<thead>
<tr>
<th>Step</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>Apply a differential probe on the board to measure the flyback MOSFET drain voltage waveform.</td>
</tr>
<tr>
<td>II</td>
<td>Set the $t_{ZCOPD}$ parameter to 0 and use the test configuration function in .dp Vision to power up the board with lowest typical AC input voltage, e.g., 120 V_{rms}, and full-load output. If the board cannot be powered up, please refer to Section 21 for the debugging guide.</td>
</tr>
<tr>
<td>III</td>
<td>Capture the waveform with a 1 ms time base and zoom into the voltage peak with a 1 μs time base.</td>
</tr>
<tr>
<td>IV</td>
<td>Place a horizontal cursor at the highest possible level which crosses two points on the resonance part of the waveform (see a and b below), and measure the time between them ($t_{a-b}$). In the example below, which is based on the 40 W reference design, $t_{a-b}$ is measured to be approximately 744 ns.</td>
</tr>
<tr>
<td>V</td>
<td>Set the $t_{ZCOPD}$ parameter as approximately half of $t_{a-b}$ and burn the configuration with .dp Vision.</td>
</tr>
<tr>
<td>VI</td>
<td>Disconnect the programming cable after burning, then power up the board and the flyback MOSFET drain voltage waveform should be switching at the QRM1 (see example below based on the 40 W reference design with <strong>fine-tuned</strong> $t_{ZCOPD} = 370$ ns).</td>
</tr>
</tbody>
</table>
20.3  Power factor related parameter fine-tuning

The enhanced PFC feature can be enabled by configuring the $C_{EMI}$ parameter above zero and fine-tuning the value to compensate for the current displacement effect, which is mainly caused by the DC link filter capacitor and the line filter. A higher $C_{EMI}$ parameter value gives higher compensation and vice versa.

The recommended starting value of the $C_{EMI}$ parameter is the value of the DC link filter capacitor $C_{DC,filter}$ placed after the bridge rectifier. If necessary, fine-tune the $C_{EMI}$ parameter using the test configuration function in .dp Vision, to achieve the optimized power factor and THD. For example with the XDPL8219 40W reference design, the initial $C_{EMI}$ based on $C_{DC,filter}$ is 0.22 $\mu$F for powering up of the board, and the fine-tuned $C_{EMI} = 0.16$ $\mu$F parameter is then selected for performance optimization.

20.4  THD related parameter fine-tuning

To achieve low THD in QRMn and DCM, it is important to stabilize the $V_{FB,filtered}$ which is based on the digital notch filter output, by ensuring the a.c. component of the FB pin voltage signal to be a sinusoidal wave with double-line frequency.

Figure 28 (left) shows an input current distortion near the peak due to the FB pin non-sinusoidal a.c. wave, which has its peak clamped at FB pin pull-up voltage $V_{REF}$ (2.428 V typ.). To avoid the voltage clamp for a more sinusoidal a.c. wave signal on the FB pin, the SSR feedback compensation network, consisting of $R_{comp}$ and $C_{comp}$ (see Figure 16), can be fine-tuned to reduce the FB pin voltage ripple. In this design example, such distortion can be seen when using the initial $R_{comp} = 68$ k$\Omega$ and initial $C_{comp} = 470$ nF (calculated from Section 14) for powering up of the board. Therefore, the fine-tuned $R_{comp} = 47$ k$\Omega$, fine-tuned $C_{comp} = 470$ nF are then chosen, to overcome such distortion, as shown in Figure 28 (right).

If the $EN_{ETHDC}$ parameter is enabled to further enhance the THD correction, it is important to ensure the output and FB pin voltage ripple increase would not cause the peak clamped to $V_{REF}$ similarly as Figure 28 (left).

![Figure 28](Image)

Input current distortion near the peak due to the FB pin non-sinusoidal a.c. waveform, and fine-tuning

When $f_{sw,max}$ parameter is configured too low, there can be input current glitches (distortion) caused by the non-valley switching, as shown in Figure 29 (left). Therefore, a higher $f_{sw,max}$ value (e.g., 186.4 kHz) is recommended and selected in this design example, to minimize the fine-tuning effort, while ensuring a good power quality, as shown in Figure 29 (right).
When \( N_{\text{valley,min,at,V,in,high}} \) parameter is configured too low for an universal input design, there can be input current glitches (distortion) at higher input voltage, which are caused by the non-valley switching and changing quasi-resonant duty cycle over the half-sine wave period, as shown in Figure 30 (left). Therefore, a higher \( N_{\text{valley,min,at,V,in,high}} \) value (e.g., 4 or 5) is recommended for an universal input design and selected in this design example, to minimize the fine-tuning effort, while ensuring a good power quality, as shown in Figure 30 (right).

**Figure 29**  Input current glitches (distortion), when \( f_{\text{sw,max}} \) is too low

**Figure 30**  Input current glitches (distortion) at higher input voltage, when \( N_{\text{valley,min,at,V,in,high}} \) is too low for an universal input design
This section presents the guidelines for system debugging, if the board has any problem with powering up or shutting down during testing.

With XDPL8219, there are 3 debugging options, to identify the triggered protection for the powering up or shutting down problem:

i) UART reporting error code readout (Refer the procedures in Section 21.1)
ii) Debug mode error code readout by test configuration (Refer the procedures in Section 21.2)
iii) Debug mode error code readout by burn configuration (Refer the procedures in Section 21.3)

Figure 31 presents the flowchart to systematically choose the suitable debugging option for the problem, depending on the following checkpoints:

- Does \( V_{CC} \) drop to \( V_{UVOFF} \) (6 V typ.) when the powering up or shutting down problem takes place? (Yes/No)
- Is the UART reporting feature enabled for the target application? (Yes/No)
- Is there any ABM operation, ABM entering or exiting, needed to trigger the powering up or shutting down problem? (Yes/No/Not sure)

![Flowchart to choose the debugging option (for powering up or shutting down problem)](image)

Depending the error code readout success of the first debugging option recommended by the flowchart, a second debugging option might be recommended by the flowchart, to read out the error code or to identify the triggered protection.
21.1 UART reporting error code readout

Table 18 Procedures for UART reporting error code readout

<table>
<thead>
<tr>
<th>Step</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>Open the configuration file (see the example in Figure 25) used in the system which has the powering up or shutting down problem.</td>
</tr>
<tr>
<td>II</td>
<td>If both UART\textsubscript{REPORTING} and EN\textsubscript{SEND,LAST,ERROR,CODE} parameters have already been “Enabled”, proceed to next step. Otherwise, save the configuration file with both parameters being “Enabled” and burn the configuration (follow the burn configuration procedures in Table 14).</td>
</tr>
<tr>
<td>III</td>
<td>Ensure the primary supply voltage (e.g., AC input) to the board is switched off and the programming cable is disconnected from the board.</td>
</tr>
<tr>
<td>IV</td>
<td>Apply 2 voltage probes, to measure the GD pin and UART pin signals. Set the oscilloscope on roll mode with 500 ms time base and the sampling rate of at least 200k samples per second.</td>
</tr>
<tr>
<td>V</td>
<td>Supply the board with the initial primary supply voltage (e.g., AC input) and output load, which can trigger the powering up problem, or the shutting down problem afterwards. Proceed to Step VII, if a protection has been triggered.</td>
</tr>
<tr>
<td>VI</td>
<td>To debug the desired shutting down problem, after the powering up, apply the necessary input/output condition change to trigger the protection for the shutting down.</td>
</tr>
</tbody>
</table>
| VII  | Capture the oscilloscope waveform upon triggering the protection in step V or VI, and zoom into the UART signal at auto restart, which is approximately the fast auto restart time of 0.4 sec, or the configured auto restart time \( t_{\text{auto, restart}} \), after the IC’s GD pin stops switching.  
  \textbf{Note: If the triggered protection reaction is not auto restart, with the auto restart time of approximately 0.4 sec or \( t_{\text{auto, restart}} \), the error code data readout will not be successful, so please refer Figure 31 for the next debugging step.} |
| VIII | Decode the UART data packet based on the configured UART\textsubscript{POLARITY} parameter setting (Low or High) and the baud rate of 9.6 kbps (without parity). \textbf{Ensure that an error code data packet with the first byte value of 60h has been found}, before proceed to next step. |
| IX   | Read out the lower byte and higher byte of error code (second byte and third byte of the error code data packet) and identify the triggered protection based on Error! Reference source not found..  
  Below is an example of a captured error code data packet based on UART\textsubscript{POLARITY} parameter = “Low”. The error code readout is FF\textsubscript{EF}, Based on Error! Reference source not found., the start-up output UVP has been triggered. |
| X    | To abort the error code readout, switch off the primary supply voltage (e.g., AC input), and if necessary, revert the step II parameter change by burn configuration. |
21.2 Debug mode error code readout by test configuration

Table 19 Procedures for debug mode error code readout by test configuration

<table>
<thead>
<tr>
<th>Step</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>Open the configuration file (see the example in Figure 25) used in the system which has the powering up or shutting down problem, then set Debug mode parameter to “Enabled” and ensure \text{EN UART REPORTING} parameter is “Disabled”.</td>
</tr>
<tr>
<td>II</td>
<td>Ensure the primary supply voltage (e.g., AC input) to the board is switched off and the hardware connection for configuration is OK based on Figure 24, plus a low-ESR ceramic capacitor of 1 nF soldered across the UART pin and ground for noise decoupling.</td>
</tr>
<tr>
<td>III</td>
<td>Click to supply power and establish connection to the target XDPL8219. After this step, the XDPL8219 will be in configuration mode and the device status should change to</td>
</tr>
<tr>
<td>IV</td>
<td>Supply the board with the initial primary supply voltage (e.g., AC input) and output load, which can trigger the powering up problem, or the shutting down problem afterwards. After this step, the board does not start-up yet because XDPL8219 is still in configuration mode.</td>
</tr>
<tr>
<td>V</td>
<td>Click to test the configuration with the target XDPL8219. After this step, the IC will automatically start-up in debug mode. If a protection is triggered when powering up, the IC’s GD pin stops switching and the output will stay low. Note: If the desired powering up problem cannot be reproduced, please repeat the steps above to debug again or refer Figure 31 for the next debugging step.</td>
</tr>
<tr>
<td>VI</td>
<td>There should be a pop-up window like the one shown below. Click “OK” in the pop-up window. Proceed to Step VIII, if a protection has been triggered after step V.</td>
</tr>
<tr>
<td>VII</td>
<td>To debug the desired shutting down problem, after the powering up, apply the necessary input/output condition change to trigger the protection for the shutting down. If a protection is triggered, the IC’s GD pin stops switching and the output will stay low. Note: If the desired shutting down problem cannot be reproduced, please repeat the steps above to debug again or refer Figure 31 for the next debugging step.</td>
</tr>
<tr>
<td>VIII</td>
<td>Switch off the primary supply voltages (e.g., AC input) and click the “Refresh” button in the .dp Vision application section. Proceed to next step if there is a status code readout.</td>
</tr>
<tr>
<td>IX</td>
<td>Hover the mouse over the status code and the description of the status code will be shown. For example, 0x0040 means input UVP has been triggered.</td>
</tr>
<tr>
<td>X</td>
<td>To repeat the error code readout, start from step II again. To abort this, ensure the primary supply voltage (e.g., AC input) is off, then disconnect the programming cable from the board.</td>
</tr>
</tbody>
</table>
21.3 Debug mode error code readout by burn configuration

### Table 20: Procedures for debug mode error code readout by burn configuration

<table>
<thead>
<tr>
<th>Step</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td><strong>Open the configuration file</strong> (see the example in <strong>Figure 25</strong>) used in the system which has the powering up or shutting down problem.</td>
</tr>
<tr>
<td>II</td>
<td><strong>Save the configuration file with DebugMode parameter = “Enabled”, and burn the configuration</strong> (follow the burn configuration procedures in <strong>Table 14</strong>).</td>
</tr>
<tr>
<td>III</td>
<td><strong>Ensure the primary supply voltage (e.g., AC input) to the board is switched off, then disconnect the programming cable</strong> from the .dp Interface Gen2’s 8 pins connector.</td>
</tr>
<tr>
<td>IV</td>
<td><strong>Ensure DC source output is off</strong>, then <strong>connect DC source</strong> (Setting: 8 V) to XDPL8219 VCC <strong>via a diode</strong>.</td>
</tr>
<tr>
<td>V</td>
<td><strong>Switch on the DC source output.</strong></td>
</tr>
</tbody>
</table>
| VI   | **Supply the board with the initial primary supply voltage (e.g., AC input) and output load**, which can trigger the powering up problem, or the shutting down problem afterwards.  
**Note:** If the desired powering up problem cannot be reproduced, please repeat the steps above to debug again or refer **Figure 31** for the next debugging step. |
| VII  | **To debug the desired shutting down problem, after the powering up, apply the necessary input/output condition change to trigger the protection for the shutting down.** If a protection is triggered, where the IC’s GD pin stops switching and the output will stay low.  
**Note:** If the desired shutting down problem cannot be reproduced, please repeat the steps above to debug again or refer **Figure 31** for the next debugging step. |
| VIII | **Turn-off the primary supply voltage (e.g., AC input).** |
| IX   | **Ensure again the primary supply voltage is off**, then **reconnect the programming cable to the .dp Interface Gen2**. Ensure the hardware connection for configuration is OK based on **Figure 24**. |
| X    | **Click to supply power and establish connection** to the target XDPL8219. After this step, the XDPL8219 will be in configuration mode and the device status should change to 🍁. |
| XI   | **Click the “Refresh” button** in the .dp Vision application section. Proceed to next step if there is a status code readout. |
| XII  | **Hover the mouse over the status code** and the description of the status code will be shown. For example, 0x0040 means input UVP has been triggered. |
| XIII | **To repeat the error code readout, turn-off the DC source before starting from step III again.**  
**To abort this, burn the configuration with DebugMode parameter = “Disabled”, and disconnect the programming cable from the board.** |
22 References

[1] XDPL8219 datasheet
# Revision history

<table>
<thead>
<tr>
<th>Document version</th>
<th>Date of release</th>
<th>Description of changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>V 1.0</td>
<td>17-06-2020</td>
<td>First release</td>
</tr>
</tbody>
</table>


IMPORTANT NOTICE
The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS
Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.