

Design guide for adaptor with XDPS21071

How to design a 45 W USB-PD adaptor with Infineon's latest ZVS digital controller XDPS21071

About this document

Scope and purpose

This is a design guide to help customers design a 45 W USB-PD adaptor with Infineon's latest ZVS digital controller XDPS21071. It provides guidelines for power stage design, IC parameter settings, PCB layout and .dp Vision GUI usage.

Intended audience

This document is intended for power supply engineers who need to design adaptors with Infineon's digital control ZVS IC, XDPS21071. It also provides insight into making a highly efficient transformer design with understanding of the loss mechanism.

Table of contents

About this document.....	1
Table of contents.....	1
1 Abstract	3
2 Introduction	4
2.1 IC introduction.....	4
2.2 Pin configuration and description	4
2.3 Product highlights	5
2.4 Simplified application diagram	5
2.5 ZVS principles	6
3 Flyback power stage design.....	8
3.1 45 W adaptor system specifications	8
3.2 Bulk capacitor selection.....	8
3.3 Transformer design	9
3.4 Output capacitor selection	10
3.5 MOSFET selection.....	11
3.5.1 Primary MOSFET.....	11
3.5.2 ZVS MOSFET	12
3.5.3 SR MOSFET	12
3.5.4 SR IC selection.....	13
3.6 Snubber circuit design	14
4 Control diagram.....	16
5 IC parameter settings	17
5.1 HV pin-related parameters and functions	17
5.2 ZCD pin-related settings and functions.....	17
5.2.1 Output OVP function	17
5.2.2 V_{CS} offset based on V_{ZCD}	18
5.3 Gate-driver related settings and functions	18

Abstract

5.4	MFIO pin-related parameters.....	19
5.5	V _{CC} pin-related parameters	20
5.6	CS pin-related parameters.....	21
6	Burst mode operation	22
7	Tips on PCB layout.....	23
8	Usage of .dp Vision	24
8.1	Installation of .dp Vision	24
8.2	Parameter setting with .dp Vision	27
9	References	29
	Revision history.....	30

Abstract

1 Abstract

Infineon's digital controller XDPS21071 is a fixed-frequency Discontinuous Conduction Mode (DCM) Zero Voltage Switching (ZVS) controller for a Flyback converter. This design guide provides information on the ZVS principle of the Flyback converter as well as related parameter settings. It gives a step-by-step design for power stage components with given specifications of a typical 45 W USB-PD adaptor design. The design equation can also be extended to other power ratings. Installation and usage of a Graphical User Interface (GUI) – .dp Vision – are covered, and customers will learn how to set IC parameters through the digital interface.

Introduction

2 Introduction

2.1 IC introduction

The XDPS21071[1] is a ZVS Flyback current mode controller with built-in HV start-up cell. The start-up cell makes the IC power supply much more efficient and flexible during no-load operation. The DSP in the controller is like the brain of the chip, making the controller much smarter than a conventional mixed-signal hardware chip. The DCM operation with ZVS function can be enabled at different input voltage levels, with frequency reduction mode and configurable burst mode power to get the best efficiency across line and load regulation. In addition a One-Time Programmable (OTP) unit is integrated to provide a wide set of programmable parameters to ease the design-in phase.

2.2 Pin configuration and description

The pin configuration is shown in Figure 1 and Table 1.




Figure 1 Pin configuration

Table 1 Pin definitions and functions

Symbol	Pin	Type	Function
ZCD	1	I	Zero Crossing Detection The ZCD pin is connected to an auxiliary winding for zero crossing detection, positive pin voltage measurement and also to insert V_{CS} offset based on output voltage.
MFIO	2	I	Multi-Functional Input Output The MFIO pin is connected to an optocoupler that provides an amplified error signal for PWM mode operation.
GPIO	3	IO	Digital General-Purpose Input Output The GPIO pin provides a UART interface until brown-in. It is switched to weak pull-down mode and UART function is disabled during normal operation.
CS	4	I	Current Sense The CS pin is connected via a resistor in series to an external shunt resistor and the source of the power MOSFET.
HV	5, 6, 7, 8	I	High Voltage input The HV pin is connected to the rectified bulk voltage. An internally connected 600 V HV start-up cell is used for initial V_{CC} charge. Brown-in and brown-out detection are also provided.
GD1	9	I	FFR signal Gate Driver output

Introduction

Symbol	Pin	Type	Function
			The GD1 pin provides a gate-driver pulse signal to initiate the Forced-Frequency Resonant (FFR) mode operation.
GD0	10	O	Gate Driver output Output for directly driving the main power MOSFET.
VCC	11	I	Positive voltage supply IC power supply.
GND	12	O	Power and signal ground

2.3 Product highlights

- Integrated 600 V start-up cell for fast start-up and direct bus voltage sensing
- Adaptive CS compensation for USB-PD
- FFR mode
- High-precision line and load regulation
- Primary-side output Over-Voltage Protection (OVP)
- Supports lowest no-load standby power
- One-pin UART interface for configuration

2.4 Simplified application diagram




Figure 2 Simplified application diagram

Introduction

2.5 ZVS principles

Figure 3 shows the typical PWM sequences and related key waveforms for the ZVS Flyback.

After the primary MOSFET turns off at t_0 , the Synchronous Rectifier (SR) MOSFET will turn on, delayed by a short blanking time. At t_1 , the SR MOSFET turns off when the demagnetizing current ideally goes to zero, then the magnetizing inductance L_p and C_{eqv} will oscillate. The voltage of the primary MOSFET will oscillate from $V_{bulk}+V_{ref}$ to $V_{bulk}-V_{ref}$. If the auxiliary MOSFET is turned on at t_2 , the resonant peak of the primary MOSFET will mean the magnetizing current is zero, then the i_{mag} will build up as negative. During this controlled ZVS on-time, the V_{ds} of the primary MOSFET is clamped to $V_{bulk}+V_{ref}$. Once the peak current reaches i_{zvs_pk} , the aux MOSFET is turned off, and because this current is stored in the magnetizing inductance and in the reverse direction, it will continue to flow in this direction and discharge the energy stored in C_{eqv} . This time duration in the IC is controlled by the $t_{ZVSdead}$ parameter, which is configurable. So at t_4 , the drain voltage of the primary MOSFET reaches its minimum, and turns on the primary MOSFET, which reduces the turn-on losses significantly, which is almost ZVS. As seen in the diagram, the energy is proportional to V_{bulk} , and so is the ZVS on-time.

ZVS pulse insertion is based on nano-DSP core and memory info. The IC knows the next switching cycle period and ZVS dead-time and ZVS pulse on-time, so the switching period minus these two parts will decide the ZVS pulse starting point, assuming the IC main gate turn-on time is also fixed. When the CS signal reaches the current command, the main gate off-point can also be decided.




Figure 3 ZVS principles

3 Flyback power stage design

3.1 45 W adaptor system specifications

Table 2 shows the simplified system specs for the nominal 45 W adaptor. Only the key specs are included here to dimension the power train components such as the bulk capacitor, transformer and MOSFETs.

Table 2 45 W adaptor system specifications

Descriptions	Symbol	Value	Unit	Test conditions
Input AC voltage	V AC	90 to 264	V AC	
Input AC frequency	f _{line}	50/60	Hz	
Output voltage	V _{out}	5/9/12/15/20	V	
Output voltage ripple	ΔV _{out}	150	mV	From 5 V to 20 V under steady-state load
Nominal output current	I _{o nom}	3 2.25	A A	3 A for voltage below 20 V 2.25 A for 20 V output

3.2 Bulk capacitor selection

Figure 4 shows the typical waveforms after the rectification bridge with a large bulk capacitor. T₁ is the conduction period of the rectifier bridge diode. During this timeframe, input AC voltage will charge the bulk capacitor, and the rest of time is the discharging of the bulk capacitor. The difference between the energy stored in the bulk capacitor is equal to the output power times (T₂ to T₁).

The conducting period can be calculated using the following equation:

$$T_1 = T_2 \times \frac{\frac{\pi}{2} - \sin^{-1} \frac{V_{bulkmin}}{V_{pk}}}{\pi} \quad (1)$$

Where T₂ is the period of rectified sine waveform, i.e. T_{line}/2, V_{pk} is the AC peak input voltage, and V_{bulkmin} is the minimum voltage of the bulk capacitor.

The energy discharged from the bulk capacitor during the rectifier off-period is:

$$C_{energy} = 0.5 \times C_{bulk} (V_{pk}^2 - V_{bulkmin}^2) \quad (2)$$

This energy should be equal to the input power times of the off-period, so we get the following equation:

$$P_{in} \times (T_2 - T_1) = C_{energy} \quad (3)$$

Using equations (1), (2)(1) and (3), with given line frequency and AC input voltage, either the value of the bulk capacitor or minimum bulk voltage can be calculated once one variable is fixed.

Here we choose C_{bulk} 100 μF as an example, with the given power requirement in Table 2, giving the minimum bulk voltage shown in Table 3.




Figure 4 Bulk capacitor voltage after rectification

Table 3 V_{bulk} minimum voltage at different power conditions

V_{in} (V AC)	Freq. (Hz)	V_{out} (DC)	I_{out} (A)	P_{out} (W)	$V_{bulkmin}$ (DC)	
90	47	20	2.25	45	85	Nominal
90	47	15	3	45	85	Nominal

Using 100 μ F and considering -15 percent derating for the bulk cap value, the minimum V_{bulk} 85 V appears at 90 V AC/47 Hz with 2.25 A loading. We assume 15 V/3 A has similar efficiency, so the bulk cap minimum voltage is the same, due to low reflection voltage under 15 V_{out} once the transformer turns ratio is fixed, so 15 V/3 A is the worst condition for transformer design in terms of B_{max} design.

3.3 Transformer design

Now, with the minimum bulk cap voltage information at different AC-line/frequency and output power, we will be able to design the transformer of the Flyback converter. To fully optimize performance, the system will be designed at boundary mode at low-line (90 V AC/47 Hz) at nominal 45 W. Since the gate-drive signal is only available when Zero Crossing (ZC) is detected, during over-load condition, on-time will be increased and also the off-time, so switching frequency will be reduced. The transformer design will need to guarantee that flux density B_{max} is below saturation level while the wire size only caters for nominal power to handle the thermal issue.

Reference [2] shows how to design the inductance in critical mode operation. The relevant equations are (4) and (5).

$$L_p \cdot i_{pk} \left(\frac{1}{V_{bulk}} + \frac{1}{V_{refl}} \right) + 0.5 \cdot T_r = \frac{1}{f_{sw}} \quad (4)$$

$$0.5 \cdot L_p \cdot i_{pk}^2 \cdot f_{sw} \cdot \eta = P_{in} \quad (5)$$

Table 4 shows the calculated inductance will be 190 μ H, and peak current is 1.87 A at 20 V output. Meanwhile peak current is 2.08 A at 15 V output for a constant power application, which leads to the worst case being 15 V/3 A load.

Table 4 Calculated inductance and peak current

Flyback power stage design

F _{sw} (kHz)	T _r (μs)	V _{refl} (V DC)	V _{bulk} (V DC)	P _{out} (W)	η	L _p (μH)	I _{pk} (A)
140	0.9	140	85	45	0.97	190	1.87
113	0.9	105	85	45	0.97	190	2.08

The next thing to do is decide the transformer turns based on the selected core shape/material, B_{max}. Core loss and copper loss are the main considerations here.

$$B_{max} = \frac{L_p \cdot i_{pk}}{N \cdot A_e} \quad (6)$$

Equation (6) shows the delta flux density or peak flux in DCM, where N is the primary turns of the transformer, and A_e is the effective flux area of the core.

Table 5 shows the peak current and maximum flux density under nominal power based on the selected EI25 core under a different output voltage. This indicates that when the system design at CRM is for 20 V/2.25 A, it will go to frequency reduction mode to stay in CRM at 15 V/3 A loading. If we design 15 V/3 A at CRM, then 20 V/2.25 A load will go deep into DCM. In the end, it is to balance efficiency of two design considerations to compare the thermal performance.

Table 5 Peak current and B_{max} under different output voltages

V _{in} (AC)	P _{out} (W)	V _{out} (V)	V _{bulk} (V DC)	I _{pk} (A)	L _p (μH)	N _p	A _e (mm ²)	B _{max} (T)
90	45	20	85	1.87	190	14	89	0.285
90	45	15	85	2.08	190	14	89	0.317

3.4 Output capacitor selection

One consideration when selecting the output capacitor value is based on the ripple requirement. The required ripple is 150 mV. The ripple has two parts: one is the current charge to the output capacitor; the other is dominated by the ESR of the capacitor. Figure 5 shows the current charge output capacitor for the Flyback converter.

Part 1 voltage ripple is calculated using the following equation:

$$\Delta V_{o_1} = \frac{\Delta Q}{C} = \frac{(I_{pk_sec} - I_o)^2 \cdot I_o \cdot T_{sw}}{I_{pk_sec}^2 \cdot C} \quad (7)$$

Part 2 voltage ripple is calculated using the following equation:

$$\Delta V_{o_2} = esr \cdot I_{ac} = esr \cdot \sqrt{i_{pk}^2 - i_o^2} \quad (8)$$

Total output voltage ripple is the sum of ΔV_{o_1}+ ΔV_{o_2}.




Figure 5 Output voltage ripple

Table 6 Output ripple calculation under 15 V/3 A

ΔV_{o_spec} (mV)	I_{pk_sec} (A)	T_{sw} (μ S)	C (μ F)	ΔV_{o_1} (mV)	ESR (m Ω)	I_{out} (A)	I AC (A)	ΔV_{o_2} (mV)
150	2.08×7	7.143	1010	13.3	27	3	4.38	118.3

Table 6 shows the total ripple is $(13.3 + 118.3) = 131.6$ mV, which meets the requirements. The selected output capacitors are polymer capacitors, 330 μ F/25 V and 680 μ F/25 V.

3.5 MOSFET selection

3.5.1 Primary MOSFET

The superjunction (SJ) MOSFET is the popular, HV discrete component used nowadays in AC-DC conversion. The latest CoolMOS™ P7 [3] technology shows the best $Q_g \times R_{ds(on)}$ Figure-of-Merit (FOM), and fast turn-off speed, which reduces the turn-off losses, so it is best suited to this design.

Based on the transformer design, the turns ratio is 7, so we can estimate the maximum voltage stress of the primary MOSFET based on the following equation. Derating is the most important consideration when selecting MOSFETs.

$$V_{ds} = V_{in} + V_{clamp}$$

So the maximum voltage rating during steady-state happens with maximum input RMS AC voltage, i.e. 264 V AC.

$V_{ds} = 265 \times 1.414 + V_{clamp} = 90$ percent derating; with a 700 V MOSFET, the V_{clamp} should be kept below 255 V DC. This means properly dimensioning the snubber circuit is important, because the ZVS topology shown here will still have a turn-off spike caused by the energy in leakage inductance.

The other selection consideration for the primary MOSFET is its $R_{ds(on)}$ value; usually conduction loss is the main concern at low-line, which is the worst case. A low $R_{ds(on)}$ MOSFET is preferred, but this means greater C_{oss} and it also means more turn-on losses at high-line for conventional hard-switching or even QR Flyback. With ZVS technology, we now can choose a low $R_{ds(on)}$ MOSFET to optimize the conduction losses while maintaining low losses at high-line.

Flyback power stage design

As already known, different MOSFETs have different $R_{ds(on)}$ and Q_{oss} combinations, and Q_{oss} will need certain energy from the auxiliary winding to discharge it. Again, it is a trade-off between the losses gained and dissipated in term of system optimization.

Let us estimate the losses stored in the MOSFET junction capacitor at 230 V AC, considering the reflection voltage 140 V DC; the plateau of the primary MOSFET V_{ds} will be $230 \times 1.414 + 140 = 465$ V DC, while from the IPD70R360P7S datasheet C_{oss} curve, we find that from 465 V DC to 50 V DC, the E_{oss} change is $(2.15 - 0.9) \mu J$, with 140 kHz switching frequency, which means power loss is $E_{oss} \times F_{sw} = 1.25 \times 140 = 175$ mW. We notice that from 50 V DC to zero, the E_{oss} is around $0.9 \mu J$, which means 126 mW is needed to discharge from 50 V to zero. So when considering efficiency, the optimum turn-on point for the primary MOSFET is not really zero voltage; it should be around 50 V DC for CoolMOS™.




Figure 6 E_{oss} curve of IPD70R360P7S

Based on these considerations, IPD70R360P7S is chosen.

The conduction losses of the primary MOSFET at 15 V output and 3 A loading at 100°C junction temperature are:

$$P_{cond} = i_{rms}^2 \cdot R_{ds(on)} = \left(\sqrt{D/3} \cdot i_{pk} \right)^2 \cdot R_{ds(on)} = \left(\sqrt{0.53/3} \cdot 2.08 \right)^2 \cdot 0.522 = 0.399 W$$

3.5.2 ZVS MOSFET

The transformer has one additional winding at the primary. This winding provides the energy to discharge the primary MOSFET's equivalent C_{oss} by controlling the on-time of the ZVS MOSFET. The designed transformer has $N_{pz} = N_p : N_{zvs} = 14:1$ turns ratio, so similarly the V_{ds} stress of this MOSFET can be calculated with $V_{inmax}/N_{pz} + V_{zvs} = 374 V/14 + 10 V = 36.7 V$. Because this MOSFET only handles low energy, a small-signal MOSFET can be chosen. Here we choose BSL606SN.

3.5.3 SR MOSFET

The secondary-side SR MOSFET selected is the OptiMOS™ 5 series, considering the best FOM_{gd} and FOM_{oss} .

Based on the turns ratio $N_{ps} = 14:2$, the MOSFET rating will be $374 V/7 + 20 = 73.4 V$. Due to the ZVS turns on the primary side, hardly any spike is seen at the output SR MOSFET in ZVS mode. So 100 V rating is chosen. Here we choose BSC0805LS.

Flyback power stage design

The RMS current in the secondary SR MOSFET is: $i_{rms} = \sqrt{D_{off}/3} \cdot i_{pksec} = \sqrt{\frac{0.43}{3}} \cdot 2.08 \cdot 7 = 5.51A$

The conduction loss of the SR MOSFET is: $i_{rms}^2 \cdot R_{ds(on)} = 5.51^2 \cdot 0.009 \Omega = 0.273W$

3.5.4 SR IC selection

When the ZVS pulse is turned on, the SR V_{ds} will also drop below zero voltage. It will tend to mis-trigger the V_{ds} direct sensing SR IC, as shown in Figure 7. While using the voltage balance SR IC as shown in Figure 8, due to the SR arming function, there is no mis-triggering of the SR gate due to the ZVS pulse. For SR IC with direct sensing, the minimum on-time needs to be set to minimum, .e.g. 50 ns.




Figure 7 SR gate signal with V_{ds} direct sensing SR controller




Figure 8 SR gate signal with voltage second balance SR controller

Design guide for adaptor with XDPS21071

How to design a 45 W USB-PD adaptor with Infineon's latest ZVS digital controller

Flyback power stage design

Table 8 Power loss in Zener diode

I_{Zener} (mA)	V_{Zener_clamp} (V)	Time (ns)	F_{sw} (kHz)	$P_{Zener_dissipate}$ (mW)
23	130	105	137	21



Figure 10 Snubber waveforms




Figure 11 Snubber waveforms

Control diagram

4 Control diagram

Figure 12 shows the control diagram of XDPS21071.

The secondary-side control feedback signal feeds into the MFIO pin through the optocoupler, and this signal is sampled after Leading-Edge Blanking (LEB) time every switching cycle and converted into a digital number by an 8-bit ADC, which takes around 1 μ s. Based on this MFIO value, frequency and peak current will be picked up from the frequency law reference table. This value will be compared to the CS limit to see if maximum power is reached. If yes, after 5 ms blanking time, the IC will enter over load protection.

If not, the digital CS signal will be taken away from the V_{CS} offset, PDC correction and slope drop, and feed into the 8-bit DAC to convert back to an analog signal. It compares with the CS shunt resistor to form the classical current mode control.

The V_{CS} offset value is calculated based on output voltage, which means the maximum usable current command will be different for variable output voltage, and therefore it will have different output power. For calculation details please refer to 5.2.2.

The propagation delay correction is to compensate for propagation delay influenced by the slew rate of the CS signal. For example, $P_{DC} = V_{in}/L_p \times T_{delay}$, where V_{bulk} is the bulk capacitor voltage, L_p is main inductance, and T_{delay} includes both IC internal (~100 ns) and external MOSFET turn-off delay. The detailed calculation can be found in 5.6.

Also in the current command path is slope drop compensation; the slope drop starts from 0.4375 duty cycle, and after this point, IC current drops at a slew rate of 84 mV/ μ s. This is important for CCM operation condition but is not needed for DCM design.




Figure 12 Overall control diagram

IC parameter settings

5 IC parameter settings

5.1 HV pin-related parameters and functions

The HV pin provides the start-up and bulk cap voltage sensing. The sensed voltage info will provide input power estimation and ZVS on-time adjustment. The brown-in/out function is also based on the HV pin, but on the current level.

The internal 600 V depletion start-up cell provides the charging current to the V_{CC} pin.

The charging current is calculated as $i_{hv}(t) = \frac{V_{bulk} - V_{CC}(t)}{R_{hv}}$, so it can be seen with a fixed HV pin external resistor, and the charging current will change proportionally with input AC-line voltage.

The start-up delay time needed is the time spent charging the V_{CC} capacitor before reaching the V_{CCon} threshold 20.5 V. $t_{delay} = C_{vcc} \cdot \frac{V_{CCon}}{i_{hv} - i_{lk}}$, i_{lk} is the HV pin leakage current before power-up, stated in the datasheet spec, typically $\sim 30 \mu A$.

When the V_{CC} is above 9 V, if the current flowing into the HV pin is greater than 1.156 mA, the IC starts switching. If the current is below 0.443 mA, the IC will stop switching after 1.06 ms.

So based on this current limit and the 100 k Ω HV pin resistor, we will see the brown-in voltage is $V_{brownin} = I_{hvbi} \times R_{hv} + I_{hvbi} \times 1.49 = 1.156 \text{ mA} \times (100 \text{ k}\Omega + 1.49 \text{ k}\Omega) = 117.32 \text{ V DC}$.

The brown-out voltage is $V_{brownout} = I_{hvbo} \times R_{hv} + I_{hvbo} \times 0.99 = 0.443 \text{ mA} \times (100 \text{ k}\Omega + 0.99 \text{ k}\Omega) = 44.7 \text{ V DC}$.

The other functions of V_{bulk} are used to tune the ZVS on-time and input power estimation. The current flow into the HV pin is not enough to get the voltage information, as it is also decided by the external HV pin resistor. The IC will calculate V_{bulk} based on the default 100 k Ω .

5.2 ZCD pin-related settings and functions

5.2.1 Output OVP function

The ZCD pin provides zero crossing detection in DCM and output voltage sensing during off-time. This pin's negative voltage is clamped to -0.2 V during the primary MOSFET's on-time.

$$V_{zcd} = \frac{N_{aux}}{N_s} \cdot \frac{R_l}{R_h + R_l} \cdot V_o < V_{ovpthr} \quad (9)$$

$$i_{zcd} = \frac{-0.2 + \frac{N_{aux}}{N_p} V_{bulk}}{R_h} \leq 4 \text{ mA} \quad (10)$$

R_h determines the current flowing out of the ZCD pin, based on designed N_{aux} and N_s . R_h will be selected first based on the current limit of the ZCD pin. Once R_h is decided based on the Over-Voltage Protection (OVP) requirement and V_{ZCD} OVP threshold, R_l can be calculated.

Based on $N_{aux} = 2$, $N_p = 14$, $V_{bulk} = 374 \text{ V}$, from equation (10), R_h is greater than or equal to 13.4 k Ω , and here we choose 39 k Ω .

The next thing is to decide the value of R_l based on equation (9) and the OVP requirement, $N_s = 2$, $R_h = 39 \text{ k}\Omega$, $V_{outovpthr} = 2.75 \text{ V}$, $V_{outovp} = 21.7 \text{ V}$, $R_l = 5.6 \text{ k}\Omega$.

To filter noise at the ZCD pin, a small capacitor such as 10 pF can be paralleled to the low-side resistor.

IC parameter settings

5.2.2 V_{CS} offset based on V_{ZCD}

Figure 13 shows the V_{CS} offset based on V_{ZCD} , while the ZCD voltage corresponds to the output voltage. The purpose of this compensation is to reduce the current command for different output voltages, so the maximum allowed power can be reduced. This feature is especially important for variable-output voltage applications when the system is dimensioned at full power at the highest voltage. So the power can be reduced at lower output voltages to meet Limited Power Supply (LPS) requirements.

ZCD pin voltage is from 1.2 V to 2.8 V, so the input range is 1.6V, with the gain 1.5, the ADC input voltage will be 2.4V and it is converted to the digital value internally with an eight-bit ADC.

The calculation procedure is to decide the zero point of V_{ZCD} ; above this threshold, there is no compensation.

Secondly, based on the targeted compensation value, calculate $K_{V_{CS_offset}}$.

The output voltage:

$$V_{ZCD_zeropoint} = \frac{R_l}{R_l + R_h} * \frac{N_{aux}}{N_s} * V_{o_zero_point} \quad (11)$$

Here we choose $V_{o_zero_point} = 13.5$ V, with known $R_l = 5.6$ k Ω , $R_h = 39$ k Ω , $N_{aux} = 2$, $N_s = 2$, $V_{ZCD_zeropoint} = 1.7$ V.

The digital number $V_{ZCD_dig_zeropoint} = (V_{ZCD_zeropoint} - 1.2) \times 1.5/2.4 \times 255 = 79$; this parameter can be set in the .dp Vision GUI.

Next is to decide the target compensation value, e.g. 80 mV at $V_{ZCD} = 1.2$ V, so the compensated digital value of $V_{cs_dig} = 80$ mV/0.6 V $\times$ 255 = 34, then $K_{V_{CS_offset}} = V_{cs_dig}/(0 - V_{ZCD_zeropoint}) \times 65535 = 28240$, and this slew rate is also a configurable parameter in the .dp Vision GUI.




Figure 13 V_{CS_offset} compensation based on V_{ZCD} voltage

5.3 Gate-driver related settings and functions

The two gate drivers are double-loop controlled, with external current loop and internal voltage loop. The default sourcing current is 0.15 A and 10 V clamp. The sink current limit is 0.5 A. Unlike the conventional voltage source-based driver, only one gate resistor is needed to limit the sink current. In general 10 Ω below the resistor is used; it is tuned based on switch-off losses versus turn-off speed.

IC parameter settings

GD0 is the gate driver for the primary MOSFET. GD1 is for the ZVS MOSFET.

There is one configurable parameter which determines its on-time. Tuning this parameter is necessary since the parasitic capacitor depends on different C_{oss} of the primary MOSFET, SR MOSFET and parasitic coupling capacitor of the transformer.

$$t_{GD1on} = \left(BULK_{VOLTAGE(V)} \cdot \frac{3200}{65536} \right) \cdot 15.8ns + T_{zvsoffset} \quad (12)$$

Bulk_voltage is measured through the HV pin and automatically decided based on a 100 kΩ HV pin resistor.

ZVS_TON_FACTOR is the parameter we can tune to get the expected on-time. Equation (12) shows that the on-time will extend from low-line to high-line.

The energy stored in the magnetizing inductance needed to discharge the equivalent capacitor energy of the primary MOSFET is like this:

$$0.5 \cdot L_p \cdot i_{neg}^2 > 0.5 \cdot C_{eqv} \cdot V_{ds}^2 \quad (13)$$

$$i_{zvs_pk} = \frac{N_p}{N_{zvs}} \cdot \frac{V_{zvs}}{L_p} \cdot t_{GD1on} \quad (14)$$

Required dead-time is:

$$t_{dead} = \frac{Q_{oss}}{i_{zvs_pk}} \quad (15)$$

There is also a configurable parameter that can be tuned to different dead-times.

5.4 MFIO pin-related parameters

The MFIO pin provides the feedback information for the IC. Based on the voltage measured at the MFIO pin, the IC will check the reference table to get the desired frequency and current limit command. The maximum frequency is configurable, which enables the customer to fine-tune system efficiency based on limited available core size/shape.




Figure 14 Frequency law configuration

5.5 V_{CC} pin-related parameters

V_{CC} provides the operating voltage of the IC and also has Under-Voltage Lockout (UVLO) protection when V_{CC} drops below 7.2 V. Brown-in is activated when V_{CC} is above 9 V.

V_{CC} also has a V_{CC} OVP function.

IC parameter settings

5.6 CS pin-related parameters

The CS pin's main functions are current mode control and OCP. For the current command, it is influenced by propagation delay compensation, V_{CS} offset and slope-drop compensation, and these parameters can be tuned according to different system dimensions.

The current command is given by equation (16):

$$CS_OCP1LVL = (I_{pk}) - PDC_Correction - V_{csoffset} - slopedrop \quad (16)$$

$$PDC_Correction = INT(2^{-16} * PDC_FACTOR * V_{bulk} + PDC_OFFSET) \quad (17)$$

Where PDC_FACTOR and PDC_OFFSET are two configurable parameters using .dp Vision – propagation delay-related parameters.

$$PDC_FACTOR = \frac{R_{CS} \cdot t_{PD}}{L_p \cdot V_{CSlsb8}} \cdot (2^{16} - 1) \quad (18)$$

$$PDC_FACTOR = \frac{R_{CS} \cdot t_{PD}}{L_p \cdot V_{CSlsb8}} \cdot (2^{16} - 1) = \frac{0.25\Omega \cdot 352ns}{190\mu H \cdot 2.34mV} \cdot 65535 = 13000 = 32C8h$$

$PDC_correction = 13000 \times 85 V / 65535 = 17$ bits, each bit is 2.34 mV, so PDC-induced V_{CS} reduction is $2.34 mV \times 17 = 40 mV$.

Where R_{CS} is the current sense resistor, t_{pd} is the propagation delay, which includes internal comparator delay and external turn-off delay, L_p is the main inductance value, and V_{CSlsb8} is the DAC LSB (least significant bit) of the CS signal.

Slope compensation-induced drop can be calculated as follows:

$$slopedrop = (D_{on} - 0.4375) * T_{sw} * 84mV/\mu s \quad (19)$$

With $D_{on} = n \times V_{out} / (V_{bulk} + n \times V_{out})$, $n = 6$, $V_{out} = 20 V$, $V_{bulk} = 85 V$, $T_{sw} = 7.14 \mu s$, slope compensation-induced V_{CS} drop is $(0.5853 - 0.4375) \times 7.14 \times 84 = 89 mV$.

As max V_{CS} at low-line is 0.6 V, so $R_{CS} = (600 mV - 40 mV - 89 mV) / I_{pk} = 0.471 V / 2.08 A = 0.23 \Omega$.

As we see in the calculation procedure, the PDC calculation is influenced by R_{CS} , which is unknown before we get the final R_{CS} value, and also the propagation delay needs to be calibrated. And peak current calculations are also influenced by the efficiency assumption, etc., so R_{CS} would be tuned slightly to tailor it to a real design based on real test results. In the 45 W reference board, $R_{CS} = 0.25 \Omega$ is chosen.

Burst mode operation

6 Burst mode operation

To maintain efficiency at light load, the IC needs to keep the system working in burst mode. XDPS21071 will stop the core engine and reduce power consumption depending on feedback voltage, which reflects load signal. And the entry level of V_{MFIO} is different based on the ZCD voltage. Table 9 shows the different burst mode entry levels for different output voltages. Different MFIO voltage means different peak current based on frequency.

So the power for entry into burst mode will change accordingly for three different output voltages.

Based on $N_{aux} = 2$, $N_s = 2$, ZCD divider $R_h = 39 \text{ k}\Omega$, $R_l = 5.6 \text{ k}\Omega$, $V_{out} = (R_h + R_l)/R_l \times V_{ZCD} \times N_s/N_{aux}$, $V_{ZCD} = 2.152 \text{ V}$ means $V_{out} = 17 \text{ V}$, $V_{ZCD} = 1.723 \text{ V}$ means $V_{out} = 13.7 \text{ V}$.

One reason to have different power is that efficiency is different for different output voltages. Meanwhile, during burst mode operation, the burst mode settings are same for variable output voltages, so adjusting burst mode entry is necessary.

Table 9 Burst mode entry level per V_{ZCD}

Burst mode entry threshold	Symbol	Min.	Typ.	Max.	Unit	Conditions
	$V_{MFIOBMEN1}$	0.57	0.607	0.644	V	V_{ZCD} less than 1.723 V
	$V_{MFIOBMEN2}$	0.419	0.455	0.491	V	1.723 V less than or equal to V_{ZCD} less than 2.512 V
	$V_{MFIOBMEN3}$	0.372	0.408	0.443	V	V_{ZCD} greater than or equal to 2.152 V

Burst mode operation power is defined as follows:

$$P_{bst} = 0.5 * L_p * I_{pk}^2 * F_{bst} \quad (20)$$

Based on default V_{CS} in burst mode 0.128 V, the peak current is $0.128 \text{ V}/0.25 \text{ }\Omega = 0.512 \text{ A}$, $f_{bst} = 50 \text{ kHz}$. With known inductance, the burst mode power can be calculated.

7 Tips on PCB layout

In principle, there are two key switching loops, which need to be as small as possible. One is from bulk cap V+ to transformer winding to Q30 to R_{sense} to bulk cap V-. The other is the secondary-side rectification loop from the secondary transformer winding to the output filter capacitor and Q100 SR MOSFET.

For XDPS21071 ground connection, star ground to bulk cap negative V- is necessary. The ZCD winding's ground should connect to filtering capacitor C50 first, then all other pins' grounds should tie to this IC's ground first before connecting to C50's ground.




Figure 15 System layout recommendation

Usage of .dp Vision

8 Usage of .dp Vision

8.1 Installation of .dp Vision

Customers can install the user interface .dp Vision on their own computer, following the installation instructions.

- 1) Install the latest .dp Vision_2.0.9.4 from the folder (double-click “dpVision_2.0.9.4.msi”).
- 2) Connect the IFX IDP21071 sample to the **dpIFGen2** interface board using V_{CC}, UART and GND pins.



Figure 16 dpIFGen2 interface board (side view)

- 3) Connect the **dpIFGen2** interface board using the USB cable provided to the laptop USB port and open the .dp Vision GUI by double-clicking on “dpVision.exe” or the icon shown below.




Figure 17 .dp Vision icon

- 4) Open “XDPS21071_with_assistant_trials_rev1.07.csv” using menu → File → Open → browse to folder → \.....\dpVision\Parameters.

Usage of .dp Vision




Figure 18 Power device on/off button and device status

- 5) Press the “Power Device On/Off” button → “Device Status” should turn green.




Figure 19 Power device on/off button and device status

- 6) Press the “Test Configuration Set” button and the parameter values are loaded in the IDP2105 sample and the application firmware starts running.
- 7) Change the parameters under the “Value” field.

Design parameters			
	Name	Value	Unit
Hardware Configuration			
Control Feature			
	k_PDC	13000	
	k_PDC_OFFSET	0	
	t_CSLEB	269	ns
	t_ZVSdead	220	ns
	k_ZVson	3200	
	t_ZVson_OFFSET	30	ns
	I_GD0_Drive	31	mA
	V_BULK_ZVS_ON	250	VDC
Protection			
	T_JOTP	130	degreeC
	t_OCP2	600	ns
	t_PeakPower	30	ms
	EN_PeakPower	Enabled	
	Response_OVP	Auto-Restart	
Burst Configuration			
	Vcs_Burst	0.128	V
	Freq_Burst	50.0	KHz
	v_Burst_Pause	1.35	V
	v_Burst_Exit	2.00	V
	t_ReEntry_Burst	5	ms
Frequency Law			
	Freq_Law_Max	140.0	KHz
	MFIO_Point_C	1.00	V
	MFIO_Point_B	1.80	V
	Vcs_at_Point_BC	0.45	V
	Freq_cap_at_special_condition	105.0	KHz
Adaptive Vcs offset			
	k_Vcs_offset	28000	
	Vcs_offset_Vzcdzeropoint	79	
	EN_Vcs_offset	Enabled	

Figure 20 Value field

- Changing the parameters will activate the “Save Configuration Set” button. Save the configuration and again press the “Power on/off” button and click on “Test Configuration Set”, which will load the new configuration set into the chip’s RAM area. Click on “Functions/Burn Configuration Set”, which will burn the new configuration set into OTP memory.




Figure 21 “Save Configuration Set” button

Usage of .dp Vision

- 9) For the details of setting of parameters with .dp Vision, please press “Help” for the User Manual of .dp Vision.




Figure 22 “Help” button

8.2 Parameter setting with .dp Vision

Table 8 lists all the parameters configurable by customers through .dp Vision. The setting of the major parameters has been explained in detail in this design guide. The description of each parameter together with an explanatory image will be displayed with a click on each parameter name. In addition, a user manual can be obtained via the “Help” button.

Table 10 Configurable parameters

Parameters	Parameter symbol	Default	Description	
Propagation delay compensation for peak current control	PDC_FACTOR	13000d	Propagation delay compensation factor	
	PDC_OFFSET	0d	Propagation delay compensation offset	
Leading-Edge Blanking (LEB)	t_{CSLEB}	269 ns	Blanking filter at CS pin to avoid erroneous turn-off of GD0 due to leading-edge spike at GD0 turn-on	
ZVS dead-time	$t_{ZVSdead}$	220 ns	Dead-time between end of ZVS pulse at GD1 and start of GD0	
ZVS pulse length factor	$k_{ZVsonfactor}$	3200	ZVS pulse length factor	
Gate driver capability	I_{GD0_drive}	31 mA	Sourcing current of gate driver 0	
Protections	T_{JOTP}	130°C	Internal over-temperature detection level	
	t_{ocp2}	600 ns	Blanking time for OCP2 of V_{CS} signal	
	$t_{peakpower}$	30 ms	Blanking time for over-load protection	
	En_OLP	Enabled	To enable or disable over-load protection	
	Response_OVP	Auto-restart	Protection mode for OVP, configurable for AR or latch	
Burst mode parameters	V_{cs_bst}	0.128 V	Burst mode current limit	
	$Freq_bst$	50.0 kHz	Burst mode frequency	
	V_{bst_pause}	1.35 V	Pause threshold at MFIO pin during on-phase in burst mode operation	

Usage of .dp Vision

	V_{bst_exit}	2.00 V	Burst mode exit voltage at MFIO pin	
	$T_{reentry_bst}$	5 ms	Minimum time to re-enter burst mode	
Frequency law settings	F_{sw_A}	140 kHz	Frequency settings for point A	
	V_{MFIO_C}	1.00 V	MFIO pin corner point C voltage	
	V_{MFIO_B}	1.80 V	MFIO pin corner point B voltage	
	V_{CS_BC}	0.45 V	CS limit between point B and C	
	f_{clamp}	105 kHz	Frequency clamp when V_{in} is greater than 200 V, V_{ZCD} is less than 1.28 V	
Adaptive V_{CS} offset	$K_{V_{CS_offset}}$	28000	Gradient for compensation curve	
	$V_{CS_offset_V_{zcdzeropoint}}$	79	ZCD voltage level (digital value) without V_{CS} offset	
	$En_{V_{CS_offset}}$	Enabled	To enable or disable V_{CS_offset} compensation	

9 References

[1] XDPS21071 2.0 datasheet

[2] Design tips for Flyback converters using the quasi-resonant PWM controller ICE2QS01,
<http://www.infineon.com/dgdl/ANPS0005-ICE2QS01-V11-14122011.pdf?fileId=db3a30432f91014f012fb9a251d750c4>

[3] Robert W. Erickson, Fundamentals of power electronics, second edition

Revision history

Revision history

Document version	Date of release	Description of changes

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-11-06

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2020 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

DG_1910_PL21_1911_085816

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.