ICE1PCS01

ICE1PCS01 Based Boost Type CCM PFC Design Guide – Control Loop Modeling
ICE1PCS01 Based Boost Type CCM PFC Design Guide – Control Loop Modeling:
License to Infineon Technologies Asia Pacific Pte Ltd

Author(s)
Luo Junyang
Liu Jianwei
Jeoh Meng Kiat

We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
mailto:ap-lab.admin@infineon.com
Application Note 4 2007-05-23

Table of Contents

1 Introduction...........................................................................................................................................5
2 How to achieve PFC function without sinusoidal reference sensing..............................................7
  2.1 Boost converter modeling..............................................................................................................7
  2.2 PFC IC control principle with boost topology..............................................................................8
3 Current Loop Regulation and Transfer Function ...........................................................................9
  3.1 Current Averaging Circuit .........................................................................................................9
  3.2 PWM comparator block............................................................................................................10
  3.3 Boost converter stage..............................................................................................................10
  3.4 Open loop transfer function gain for current loop.....................................................................11
  3.5 Steady state solution of \( I_L \) .................................................................................................11
4 Voltage Loop Compensation .........................................................................................................12
  4.1 Boost converter output stage \( G_3(s) \) .....................................................................................12
  4.1.1 \( \Delta V_{out} / \Delta I_{out} \) .........................................................................................................12
  4.1.2 \( \Delta I_{out} / \Delta I_{rms} \) .........................................................................................................13
  4.2 Small signal transfer function of \( \Delta V_{out} / \Delta (M_1M_2) \) for voltage loop analysis...............14
  4.3 Nonlinear block \( G_{NON}(s) \) ..................................................................................................14
  4.4 Error Amplifier compensation \( G_1(s) \) ..................................................................................15
  4.5 Feedback \( G_4(s) \) ..................................................................................................................16
  4.6 Overall Open Loop Transfer Function \( G_v(s) \) .......................................................................17
  4.7 Enhance dynamic response.......................................................................................................17
5 Design Example...............................................................................................................................19
  5.1 \( V_{comp} \) and \( M_1, M_2 \) value at full load condition.................................................................19
  5.2 Current Averaging Circuit .......................................................................................................21
  5.3 Current Loop Regulation..........................................................................................................21
  5.4 Voltage Loop Regulation .......................................................................................................23
Abstract

A new continuous conduction mode (CCM) PFC controller, named ICE1PCS01, is developed based on a new control scheme. Compared to the conventional PFC solution, the new IC does not need the direct sine-wave sensing reference signal from the AC mains. Average current control is implemented to achieve the unity power factor. This application note provides a model and a tool for evaluating and improving the control loop characteristics of ICE1PCS01-based PFC pre-regulators in boost topology. The goal is not only to ensure a narrow bandwidth in order to achieve a high Power Factor, but also to have enough phase margin so as to make sure the system is stable over a large range of operating conditions. The design example is demonstrated as well.

1 Introduction

Traditional diode rectifiers used in front of the electronic equipment draw pulsed current from the utility line, which deteriorates the line voltage, produce radiated and conducted electromagnetic interference, leads to poor utilization of the capacity of the power sources. In compliance with IEC 61000-3-2 harmonic regulation, active power factor correction (PFC) circuit is getting more and more attention in recent years. For low power up to 200W, discontinuous conduction mode (DCM) PFC is popular due to its lower cost. Furthermore, there is only one control loop, i.e. voltage loop, in its transferring control blocks. The design is easy and simple for DCM operation. However, due to its inherent high current ripple, DCM is seldom to be used for high power applications. In high power applications, continuous conduction mode (CCM) PFC is more attractive.

![DCM and CCM PFC principle](image)

In the conventional CCM topology, there are two control loops called voltage loop and current loop in its transfer function. Because of this, the control circuit of CCM is complicated and the Pin count of CCM PFC controllers is often high. New CCM PFC controller, named ICE1PCS01, is developed to simplified and cost down the design. It has only 8 pins. Moreover, numerous protection features are integrated according to Failure Mode Effect Analysis (FMEA). The typical application of the new PFC controller, named ICE1PCS01, is shown in Figure 2. It has only 8 pins and there is no direct sin-wave sensing signal fed into the IC.
In this application note, the control loop compensation design of ICE1PCS01 based boost topology CCM PFC is described in detail.
## 2 How to achieve PFC function without sinusoidal reference sensing

### 2.1 Boost converter modeling

Figure 3 shows the inductor current waveform for boost converter operating in continuous conduction mode.

![Figure 3 inductor current waveform of boost converter operating in CCM mode](image)

assuming $V_{in}$ is boost converter input DC voltage, $V_{out}$ is the boost converter output voltage, $L$ is the boost choke inductance, $t_{on}$ is the on time duration in one switching cycle, $t_{off}$ is the off time duration in one switching cycle, $d_{off}$ is the off time duty cycle and $T_{sw}$ is the time duration in one switching cycle.

During “on” interval,

$$\frac{di_L}{dt} = \frac{V_{in}}{L}$$

(1)

During “off” interval,

$$\frac{di_L}{dt} = \frac{V_{in} - V_{out}}{L}$$

(2)

And then the boost inductor current variation after one switching cycle is:

$$di_L = \frac{V_{in}}{L} \cdot t_{on} + \frac{V_{in} - V_{out}}{L} \cdot t_{off} = \frac{V_{in} - V_{out} \cdot d_{off}}{L} \cdot T_{sw}$$

(3)

The instant boost inductor current after n switching cycle is:

$$i_{L,n} = i_{L,n-1} + \frac{V_{in,n} - V_{out,n} \cdot d_{off,n}}{L} \cdot T_{sw}$$

(4)
2.2 PFC IC control principle with boost topology

PFC IC control block is inserted in boost converter as shown in Figure 4.

IC senses boost inductor average current, and calculate the off duty cycle to be proportional to inductor current, and then send such off duty cycle back to boost converter. The negative feedback loop can be seen from Figure 4. A small disturb increasing on i_L will result in a little bit increasing on off duty cycle. The increasing off duty cycle will lead to decreasing of i_L after processing by boost converter. In the stead state,}

\[ V_{in} = V_{out} \cdot d_{off} = V_{out} \cdot K \cdot i_L \quad (5) \]

Where, K is the modulation gain defined by IC. It can be seen that boost inductor current shape follows AC input voltage and it is how PFC function to be achieved.

In the following sections, detail mathematical analysis of current loop and voltage loop will be described and the transfer function for each block is given in order to design IC external compensation network components.
3 Current Loop Regulation and Transfer Function

The detail block diagram of current loop for ICE1PCS01 is shown in Figure 5. The boost converter stage $K_{boost}$ is elaborated in S-plane.

![Figure 5 Block diagram of current loop](image)

3.1 Current Averaging Circuit

IC sense the boost inductor current via shunt resistor $R_{sense}$ as shown in Figure 2. The sensing signal is sent to $I_{sense}$ Pin. As the voltage in $I_{sense}$ Pin is negative signal together with switching ripple, IC need to do signal averaging and convert the polarity to positive for following PWM modulation blocks. The output of averaging block is $V_{comp}$ voltage at $I_{comp}$ Pin. The block diagram of current averaging block is shown in Figure 6.

![Figure 6 Current averaging block diagram](image)

The transfer function of averaging circuit block can be derived as below.
\[ K_{AVE}(s) = \frac{V_{comp}}{i_{L}} = \frac{K_{1}R_{\text{sense}}}{M_{1}} \frac{K_{1}C_{\text{icomp}}}{1 + s} \frac{M_{1}g_{\text{OTA2}}}{M_{2}} \]

where, \( K_{1} \) is a ratio between \( R_{501} \) and \( R_{7} \) which is equal to 7, \( C_{\text{icomp}} \) is the capacitor at Icomp Pin, \( g_{\text{OTA2}} \) is the trans-conductance of the error amplifier of OTA2 for current averaging, typical 1.1mS as shown in Datasheet, \( M_{1} \) is the variable controlled by voltage loop.

The function of the averaging circuit is to filter out the switching current ripple. So the corner frequency of the averaging circuit \( f_{AVE} \) must be lower than the switching frequency \( f_{SW} \). Then,

\[ C_{\text{icomp}} \geq \frac{g_{\text{OTA2}}M_{1}}{K_{1} \cdot 2\pi f_{AVE}} \]

### 3.2 PWM comparator block

The averaged \( V_{\text{comp}} \) signal is sent to PWM comparator block and compared with internal triangular ramp signal to derive duty cycle. The timing diagram of this block is shown in Figure 7.

![Figure 7 The block diagram and timing sequence of PWM comparator block](image)

The operating principle is explained as following. Gate output is in “low” state in the beginning of the each cycle. Gate output is turned to “high” at the intersection of the triangular ramp signal and \( V_{\text{comp}} \) signal. Gate output is turned to “low” by oscillator synchronous signal. Based on the operating principle, the transfer function of \( K_{C}(s) \) is:

\[ K_{C}(s) = \frac{d_{\text{off}}}{V_{\text{comp}}} = \frac{1}{K_{FQ}M_{2}} \]

Where, \( K_{FQ} \) is a design constant which is equal to 9.183, \( M_{2} \) is the variable controlled by voltage loop.

### 3.3 Boost converter stage

The transfer function of boost converter stage \( K_{\text{Boost}}(s) \) can be obtain via State-Space Averaging method. Combining equation (1) and (2) by state –space averaging,
\[
\frac{di_L}{dt} = \frac{V_{in}}{L} \cdot d_{on} + \frac{V_{in} - V_{out}}{L} \cdot d_{off} = \frac{V_{in} - V_{out} \cdot d_{off}}{L} \tag{9}
\]

Make Laplace transformation for equation (9) with assuming Vin and Vout are constant for current loop analysis,

\[
i_L(s) = (V_{in} - V_{out} \cdot d_{off}(s)) \cdot \frac{1}{sL} \tag{10}
\]

The equation (10) has been described in current loop block diagram in Figure 5. Although Vin is not physically sensed by circuit, the input sinusoidal signal is presented in transfer functions only if boost topology is applied.

### 3.4 Open loop transfer function gain for current loop

The open loop gain of current regulation loop is:

\[
G_C(s) = K_{AVE}(s)K_C(s) \frac{V_{out}}{sL} = \frac{K_i R_{sense} V_{out}}{K_{FQ} M_1 M_2 L} \frac{sG_C}{s(1 + s \cdot K_i C_{comp} / M_1 g_{OTA2})} \tag{11}
\]

The selected \( C_{comp} \) must also meet the requirement that the cross over frequency of the current loop \( f_C \) is much lower than the switching frequency \( f_{SW} \).

### 3.5 Steady state solution of \( I_L \)

Solving the current loop in Figure 5,

\[
i_L(s) = (V_{in} - V_{out} \cdot d_{off}(s)) \cdot \frac{1}{sL} = (V_{in} - V_{out} \cdot K_C(s)K_{AVE}(s)i_L(s)) \cdot \frac{1}{sL}
\]

\[
i_L(s) = \frac{V_{in}}{sL} \cdot \frac{1 + V_{out} \cdot K_C(s)K_{AVE}(s)}{sL} = \frac{V_{in}}{sL} \cdot \frac{1 + G_C(s)}{sL} \tag{12}
\]

For AC line frequency which is much lower than \( f_C \), then \( G_C(s)>>1 \),

\[
i_L(s) = \frac{V_{in}}{sL} \cdot \frac{1 + G_C(s)}{sL} \cdot \frac{K_{FQ} M_1 M_2 V_{in}}{K_i R_{sense} V_{out}} \cdot \frac{K_i C_{comp}}{sL M_1 g_{OTA2}} \tag{13}
\]

For AC line frequency which is also much lower than \( f_{AVE} \), then the steady state \( I_L \) can be derived as

\[
I_L = \frac{K_{FQ} M_1 M_2 V_{in}}{K_i R_{sense} V_{out}} \tag{14}
\]

from the above steady state solution of \( I_L \), it can be seen that the choke current \( I_L \) is always following input voltage \( V_{in} \). This is how PFC function is achieved.
4 Voltage Loop Compensation

The control loop block diagram for ICE1PCS01 based CCM PFC is shown in Figure 8 and Figure 9. There are four blocks in the loop. IC PWM Modulator G2(s) has been discussed in above Section 3, the rest of them are Error Amplifier G1(s), nonlinear block GNON(s), boost converter output stage G3(s) and Feedback Sensing G4(s).

**Figure 8** Large signal modeling of voltage loop

**Figure 9** Small signal modeling of voltage loop

4.1 Boost converter output stage G3(s)

Boost converter output stage is described as influencing of variation on iL to bulk output voltage Vout. The transfer function of power stage, G3(s), is separated to two stages as:

\[
G_3(s) = \frac{\Delta V_{out}}{\Delta I_{L{rms}}} = \frac{\Delta V_{out}}{\Delta I_{out}} \cdot \frac{\Delta I_{out}}{\Delta I_{L{rms}}} \quad (15)
\]

where \(V_{out}\) is the DC output voltage, \(I_{out}\) the DC output current and \(I_{L{rms}}\) is the boost inductor current.

4.1.1 \(\Delta V_{out} / \Delta I_{out}\)

Under the above assumption, the power stage can be modeled as illustrated in Figure 10: a controlled current source (with a shunt resistor Re) that drives the output bulk capacitor \(C_{out}\) and the load resistance \(R_{out} (= V_{out} / I_{out})\). The zero due to the ESR associated with \(C_{out}\) is far beyond the crossover frequency thus it is neglected.
A few algebraic manipulations would show that the shunt resistor $R_e$ always equals the DC load resistance $R_{out}$, thus it changes depending on the power delivered by the system. There are two kinds of load in the application. Two cases will give a different result in case of resistive load or constant power load. For purely resistive load, the AC load resistance equals $R_0$. In case of constant power load like additional isolated PWM DC/DC converter, the AC load resistance is equal to $-R_0$ (if the DC bus decreases, the current demanded of the PFC increases, hence the negative sign is shown.). As a result, the parallel combination with $R_e$ tends to infinity and the two resistances cancel. The current source drives only the output capacitor. The result is summarized as below:

$$\frac{\Delta V_{out}}{\Delta I_{out}} = \begin{cases} 
\frac{R_{out}}{2(1 + s \cdot \frac{R_{out} \cdot C_{out}}{2})} & \text{Resistive Load} \\
\frac{1}{sC_{out}} & \text{Constant Power Load}
\end{cases}$$

In this application note, the calculation is only carried out for constant power load situation.

### 4.1.2 $\Delta I_{out} / \Delta I_{L\text{rms}}$

The current source $I_{out}$ can be characterized with the following considerations as shown in Figure 11. The low frequency component of the boost diode current is found by averaging the discharge portion of the inductor current over a given switching cycle. The low frequency current, averaged over a mains half-cycle yields the DC output current $I_{out}$:

$$I_{L\text{PK}} = I_{L\text{rms}}$$

Figure 11 The simplification and characterization for $I_{out} / I_{L\text{rms}}$
\[ I_{out} = \frac{1}{\pi} \int_{0}^{\pi} (1 - D_{on}) I_{L_{PK}} \sin \alpha d\alpha = \frac{2 V_{\text{rms}} I_{L_{rms}}}{\pi V_{\text{outAVE}}} \int_{0}^{\pi} (\sin \alpha)^2 d\alpha = \frac{V_{\text{rms}} I_{L_{rms}}}{V_{\text{outAVE}}} \]  

(17)

So,

\[ \frac{\Delta I_{out}}{\Delta I_{L_{rms}}} = \frac{V_{\text{rms}}}{V_{\text{outAVE}}} \]  

(18)

where, \( D_{on} \) is the switch duty cycle; \( \alpha \) is the instantaneous phase angle of the mains voltage, \( V_{\text{inrms}} \) is the input RMS voltage value, \( I_{L_{PK}} \) is choke current sinewave peak value and \( V_{\text{outAVE}} \) is the averaging bulk DC output voltage.

In case of constant power load, the transfer function of \( G_3(s) \) is:

\[ G_3(s) = \frac{\Delta V_{out}}{\Delta I_{L_{rms}}} = \frac{\Delta V_{out}}{\Delta I_{out}} \cdot \frac{\Delta I_{out}}{\Delta I_{L_{rms}}} = \frac{V_{\text{rms}}}{V_{\text{outAVE}}} \cdot \frac{1}{s C_{out}} \]  

(19)

**4.2 Small signal transfer function of \( \Delta V_{out}/\Delta (M_1 M_2) \) for voltage loop analysis**

There is an internal feedback from \( V_{out} \) to \( G_2(s) \). This inner loop has to be solved to obtain the transfer function of \( \Delta V_{out}/\Delta (M_1 M_2) \). Rewrite the equation (14) at input voltage RMS point:

\[ I_{L_{rms}} = \frac{K_{FQ} M_1 M_2 V_{\text{inrms}}}{K_{R_{sense}} V_{out}} \]  

(20)

making a perturbation on \( I_{L_{rms}} \), \( (M_1 M_2) \), \( V_{out} \) then

\[ \Delta I_{L_{rms}} = \frac{I_{L_{rms}}}{M_1 M_2} \Delta (M_1 M_2) - \frac{I_{L_{rms}}}{V_{\text{outAVE}}} \Delta V_{out} \]  

(21)

replacing \( \Delta I_{L_{rms}} \) by \( \Delta V_{out}/G_3(s) \) according to voltage loop block diagram,

\[ \frac{\Delta V_{out}}{G_3(s)} = \frac{I_{L_{rms}}}{M_1 M_2} \Delta (M_1 M_2) - \frac{I_{L_{rms}}}{V_{\text{outAVE}}} \Delta V_{out} \]  

(22)

then the transfer function of \( \frac{dV_{out}}{dV_{comp}} \) is

\[ G_{23}(s) = \frac{\Delta V_{out}}{\Delta (M_1 M_2)} = \frac{M_1 M_2}{V_{\text{outAVE}}^2 C_{out} s + 1} = \frac{V_{\text{outAVE}}}{M_1 M_2} \frac{K_{R_{sense}} V_{\text{outAVE}}^3 C_{out}}{K_{FQ} M_1 M_2 V_{\text{inrms}}^2 s + 1} \]  

(23)

With \( f_{23} = \frac{1}{2\pi \frac{K_{R_{sense}} V_{\text{outAVE}}^3 C_{out}}{K_{FQ} M_1 M_2 V_{\text{inrms}}^2}} \),

\[ G_{23}(s) = \frac{\Delta V_{out}}{\Delta (M_1 M_2)} = \frac{M_1 M_2}{V_{\text{outAVE}}} \frac{K_{R_{sense}} V_{\text{outAVE}}^3 C_{out}}{K_{FQ} M_1 M_2 V_{\text{inrms}}^2 s + 1} \]  

(24)

**4.3 Nonlinear block \( G_{\text{NON}}(s) \)**
The Vcomp voltage is sent to nonlinear gain block. The output of nonlinear is two internal variables, M1 and M2. The two variables are used to define boost choke current amplitude $I_L$ as in equation (14). The characteristic of nonlinear gain block is shown in Table 1 and Figure 12. The small signal gain between $\Delta(M1*M2)$ and $\Delta V_{comp}$ can be derived as well at different operating point.

<table>
<thead>
<tr>
<th>Vcomp</th>
<th>M1</th>
<th>M2</th>
<th>M1*M2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0.048</td>
<td>1.330E-02</td>
<td>6.384E-04</td>
</tr>
<tr>
<td>1.5</td>
<td>0.048</td>
<td>1.330E-02</td>
<td>6.384E-04</td>
</tr>
<tr>
<td>2</td>
<td>0.0517</td>
<td>1.920E-02</td>
<td>9.926E-04</td>
</tr>
<tr>
<td>2.5</td>
<td>0.101</td>
<td>1.790E-01</td>
<td>1.808E-02</td>
</tr>
<tr>
<td>3</td>
<td>0.184</td>
<td>3.350E-01</td>
<td>6.164E-02</td>
</tr>
<tr>
<td>3.5</td>
<td>0.316</td>
<td>5.080E-01</td>
<td>1.605E-01</td>
</tr>
<tr>
<td>4</td>
<td>0.477</td>
<td>7.160E-01</td>
<td>3.415E-01</td>
</tr>
<tr>
<td>4.5</td>
<td>0.629</td>
<td>9.830E-01</td>
<td>6.183E-01</td>
</tr>
<tr>
<td>5</td>
<td>0.752</td>
<td>1.368E+00</td>
<td>1.029E+00</td>
</tr>
<tr>
<td>5.5</td>
<td>0.846</td>
<td>1.879E+00</td>
<td>1.590E+00</td>
</tr>
<tr>
<td>6</td>
<td>0.888</td>
<td>1.968E+00</td>
<td>1.748E+00</td>
</tr>
<tr>
<td>6.5</td>
<td>0.906</td>
<td>1.982E+00</td>
<td>1.796E+00</td>
</tr>
<tr>
<td>7</td>
<td>0.906</td>
<td>1.987E+00</td>
<td>1.800E+00</td>
</tr>
</tbody>
</table>

Table 1 nonlinear block characteristic data

Figure 12  The characteristics of nonlinear block

4.4  Error Amplifier compensation $G_1(s)$

The circuit of error amplifier compensation circuit is shown in Figure 13. The sensing voltage Vsense is compared to internal reference voltage 5V typical. The difference between Vsense and internal reference is sent to transconductance error amplifier and converted to a current source to charge or discharge the RC components in Vcomp Pin.
Figure 13  Error Amplifier compensation $G_1(s)$

The transfer function is:

$$G_1(s) = \frac{\Delta V_{\text{comp}}}{\Delta V_{\text{sense}}} = \frac{\Delta I_{\text{comp}}}{\Delta I_{\text{OTA}}} = \frac{1 + sR_1C_2}{(C_2 + C_3)s(1 + s \frac{R_4C_2C_3}{C_2 + C_3})} \cdot g_{\text{OTA}}$$  \hspace{1cm} (25)$$

where, $g_{\text{OTA}}$ is the trans-conductance of OTA1, 42uS typically for ICE1PCS01.

With $f_{\text{CZ}} = \frac{1}{2\pi R_4C_2}$ and $f_{\text{CP}} = \frac{1}{2\pi \frac{R_4C_2C_3}{C_2 + C_3}}$, $G_1(s) = \frac{g_{\text{OTA}}(1 + s/2\pi f_{\text{CZ}})}{(C_2 + C_3)s(1 + s/2\pi f_{\text{CP}})}$  \hspace{1cm} (26)$$

The pole and zero are to regulate the overall voltage loop with the cross-over frequency below 100Hz and create the phase margin for the loop stability.

4.5 Feedback $G_4(s)$

The Feedback block is a simple voltage divider to monitor the bulk capacitor output voltage. The circuit is shown in Figure 14.

$$G_4(s) = \frac{\Delta V_{\text{sense}}}{\Delta V_{\text{out}}} = \frac{R_2}{R_1 + R_2}$$  \hspace{1cm} (27)$$

Figure 14  bulk voltage sensing divider
4.6 Overall Open Loop Transfer Function $G_V(s)$

With combining all of the blocks above, the overall open loop gain for voltage loop is equal to:

$$G_V(s) = G_1(s)G_{NONV}(s)G_{23}(s)G_4(s)$$

(28)

Due to PF requirement, inherent PFC dynamic voltage loop compensation is always implemented with low bandwidth in order not to make the response for $2^*f_L$ ripple. For example, for 50Hz AC line input, PFC voltage loop bandwidth is normally set below 20Hz. The compensation circuit R4, C2 and C3 are used to optimize the loop gain and phase margin.

4.7 Enhance dynamic response

As mentioned in Section 4.6, the inherent low bandwidth of voltage loop in PFC application will lead to slow response in case of sudden load step and result in large output overshoot or drop. Enhance dynamic response feature is integrated in ICE1PCS01 to have a fast response in the case of load step. The voltage loop with including enhance dynamic response block is shown in Figure 15.

Figure 15 voltage loop block diagram including enhance dynamic response

When $V_{sense}$ voltage variation is within -5% to +5% of nominal value, there is no function of enhance dynamic response block. However, when $V_{sense}$ variation is out of such +/-5% range, enhance block will add offset voltage on top of $V_{comp}$ voltage to influence the current amplitude.

For $V_{sense}$ variation < -5% of nominal value, the offset voltage is +2V maximum. For $V_{sense}$ variation > +5% of nominal value, the offset voltage is -4V minimum. The timing diagram of enhance dynamic response operation is shown in Figure 16 with sudden load jump situation. It can be seen that during enhance dynamic operation, the high current of boost choke is delivered for fast response. Within half sinusoidal period, when $V_{sense}$ operating around the boundary of -5% threshold, the first part of boost choke current follows high amplitude profile due to enhance mode offset and the rest of boost choke current come back to low amplitude profile without enhance mode offset. When $V_{sense}$ voltage is pulled back within +/-5% range, enhance dynamic offset disappear and boost choke current waveform will stay as perfect sinusoidal shape.
Figure 16  timing diagram for enhance dynamic operation
5 Design Example

Assuming a 300W application with universal input AC voltage 85~265VAC,
constant power load
efficiency=88%
Vout=400VDC
Cout=220uF/450V
fSW=125kHz
Rsense=0.1ohm
Boost choke inductance L=1.2mH
Vsense divider: R1=390kohm*2=780kohm, R2=10kohm

5.1 Vcomp and M1, M2 value at full load condition

(1) 85VAC:
RMS AC input current under full load:
\[ I_{L_{\text{rms}}85} = \frac{P_{\text{out}}}{\eta \cdot V_{\text{rms85}}} = \frac{300}{0.88 \cdot 85} = 4.01A \]  \hspace{1cm} (29)
From equation (14),
\[ M_1M_2_{\text{RMSAC}} = \frac{I_{L_{\text{rms}}85} V_{\text{out}}}{K_{\text{PQ}} V_{\text{rms85}}} = \frac{4.01 \cdot 7 \cdot 0.1 \cdot 400}{9.183 \cdot 85} = 1.438 \]  \hspace{1cm} (30)
From table 1 and Figure 12, it can be obtained

<table>
<thead>
<tr>
<th>Vcomp</th>
<th>M1</th>
<th>M2</th>
<th>M1*M2</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>0.752</td>
<td>1.368E+00</td>
<td>1.029E+00</td>
</tr>
<tr>
<td>5.5</td>
<td>0.846</td>
<td>1.879E+00</td>
<td>1.590E+00</td>
</tr>
</tbody>
</table>

With Linear approximation:
\[ V_{\text{comp85}} = V_{\text{comp1}} + \frac{M_1M_2_{\text{RMSAC}} - M_1M_2_{\text{Vcomp1}}}{M_1M_2_{\text{Vcomp2}} - M_1M_2_{\text{Vcomp1}}} \cdot (V_{\text{comp2}} - V_{\text{comp1}}) \]  \hspace{1cm} (31)
\[ V_{\text{comp85}} = 5 + \frac{1.438 - 1.029}{1.59 - 1.029} \cdot (5.5 - 5) = 5.365V \]
\[ M_1_{\text{RMSAC}} = M_{1.1} + \frac{M_{1.2} - M_{1.1}}{V_{\text{comp2}} - V_{\text{comp1}}} \cdot (V_{\text{comp85}} - V_{\text{comp1}}) \]  \hspace{1cm} (32)
\[ M_1_{\text{RMSAC}} = 0.752 + \frac{0.846 - 0.752}{5.5 - 5} \cdot (5.365 - 5) = 0.821 \]
\[ M_2_{\text{RMSAC}} = M_{2.1} + \frac{M_{2.2} - M_{2.1}}{V_{\text{comp2}} - V_{\text{comp1}}} \cdot (V_{\text{comp85}} - V_{\text{comp1}}) \]  \hspace{1cm} (33)
\[ M_2_{\text{RMSAC}} = 1.368 + \frac{1.879 - 1.368}{5.5 - 5} \cdot (5.365 - 5) = 1.741 \]

The small signal gain of nonlinear block is
\[ G_{\text{NON}}(s)_{\text{BSVAC}} = \frac{M_1 M_2}{V_{\text{comp}}_2 - M_1 M_2 V_{\text{comp}}_1} = \frac{1.590 - 1.029}{5.5 - 5} = 1.122 \] (34)

The inherent pole of \( f_{23} \) is

\[ f_{23}^{\text{BSVAC}} = \frac{1}{2\pi K_4 R_{\text{sense}} V_{\text{out, AVE}}^3 C_{\text{out}}} = 1.5406 \text{Hz} \] (35)

(2) 265VAC

RMS AC input current under full load:

\[ I_{L_{\text{rms, 265}}} = \frac{P_{\text{out}}}{\eta \cdot V_{\text{inrms, 265}}} = \frac{300}{0.88 \cdot 265} = 1.286 \text{A} \] (36)

From equation (14),

\[ M_1 M_2^{\text{265VAC}} = \frac{I_{L_{\text{rms, 265}}} K_4 R_{\text{sense}} V_{\text{out}}}{K_4 V_{\text{inrms, 265}}} = \frac{1.286 \cdot 7 \cdot 0.1 \cdot 400}{9.183 \cdot 265} = 0.148 \] (37)

From table 1 and Figure 12, it can be obtained

<table>
<thead>
<tr>
<th>V_{\text{comp}}</th>
<th>M1</th>
<th>M2</th>
<th>M1*M2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>0.184</td>
<td>3.350E-01</td>
<td>6.164E-02</td>
</tr>
<tr>
<td>3.5</td>
<td>0.316</td>
<td>5.080E-01</td>
<td>1.605E-01</td>
</tr>
</tbody>
</table>

With Linear approximation:

\[ V_{\text{comp}}_{\text{265}} = V_{\text{comp}}_{\text{1}} + \frac{M_1 M_2^{\text{265VAC}} - M_1 M_2^{\text{1}} V_{\text{comp}}_1}{M_1 M_2^{\text{1}} V_{\text{comp}}_2 - M_1 M_2^{\text{1}} V_{\text{comp}}_1} (V_{\text{comp}}_2 - V_{\text{comp}}_1) \] (38)

\[ V_{\text{comp}}_{\text{265}} = 3 + \frac{0.148 - 0.06164}{0.1605 - 0.06164} \cdot (3.5 - 3) = 3.437V \]

\[ M_1^{\text{1265VAC}} = M_{1,1}^{\text{1}} + \frac{M_{1,2}^{\text{1}} - M_{1,1}^{\text{1}}}{V_{\text{comp}}_2 - V_{\text{comp}}_1} (V_{\text{comp}}_{\text{265}} - V_{\text{comp}}_{\text{1}}) \] (39)

\[ M_1^{\text{1265VAC}} = 0.184 + \frac{0.316 - 0.184}{3.5 - 3} \cdot (3.437 - 3) = 0.299 \]

\[ M_2^{\text{1265VAC}} = M_{2,1}^{\text{1}} + \frac{M_{2,2}^{\text{1}} - M_{2,1}^{\text{1}}}{V_{\text{comp}}_2 - V_{\text{comp}}_1} (V_{\text{comp}}_{\text{265}} - V_{\text{comp}}_{\text{1}}) \] (40)

\[ M_2^{\text{1265VAC}} = 0.335 + \frac{0.508 - 0.335}{3.5 - 3} \cdot (3.437 - 3) = 0.486 \]

The small signal gain of nonlinear block is

\[ G_{\text{NON}}(s)_{\text{BSVAC}} = \frac{M_1 M_2^{\text{265VAC}}}{V_{\text{comp}}_2 - V_{\text{comp}}_1} = \frac{0.1605 - 0.06164}{3.5 - 3} = 0.198 \] (41)

The inherent pole of \( f_{23} \) is
\[ f_{2\text{AV}}^2_{265\text{VAC}} = \frac{1}{2\pi \frac{K_1 R_{\text{sense}} V_{\text{out AVE}}^3 C_{\text{out}}}{K_{FQ} \cdot (M_1 M_2)^2_{265\text{VAC}} \cdot V_{\text{rms 265}}}^2} = 1.5412\text{Hz} \]  

\[(42)\]

### 5.2 Current Averaging Circuit

With \( g_{\text{OTA2}} = 1.1\text{mS} \) from Datasheet, \( M1@85\text{VAC} \), and assuming \( f_{\text{AVE}} = 24\text{kHz} \) which is 5 times less than switching frequency 125kHz, then

\[
C_{\text{comp}} \geq \frac{g_{\text{OTA2}} M_1_{85\text{VAC}}}{K_1 \cdot 2\pi f_{\text{AVE}}^A} = \frac{1.1E - 3 \cdot 0.821}{7 \cdot 2\pi \cdot 24E3} = 0.86\text{nF} 
\]

Select \( C_{\text{comp}} = 1\text{nF} \)

### 5.3 Current Loop Regulation

Insert \( M1 \) and \( M2 \) value in equation (11). The amplitude and phase angle of \( G_c(s) \) is shown in Figure 17 to verify the stability of current loop and the requirement of \( f_c \) less than switching frequency.
Figure 17  The bode plot and phase angle for current loop

The cross over frequency and phase margin are 2kHz and 85° for 85VAC, and 11kHz and 35° for 265VAC.
5.4 Voltage Loop Regulation

From the above sections, it can be obtained:

\[
G_1(s) = \frac{\Delta V_{\text{comp}}}{\Delta V_{\text{sense}}} = \frac{g_{\text{OTA}}(1 + \frac{s}{2\pi f_{\text{CZ}}})}{(C_2 + C_1)s(1 + \frac{s}{2\pi f_{\text{CP}}})} \tag{44}
\]

\[
G_{\text{NON}}(s) = \frac{\Delta(M_1M_2)}{\Delta V_{\text{comp}}} \tag{45}
\]

\[
G_{21}(s) = \frac{\Delta V_{\text{out}}}{\Delta(M_1M_2)} = \frac{V_{\text{out, AVE}}}{M_1M_2} \left(1 + \frac{s}{2\pi f_{23}}\right) \tag{46}
\]

\[
G_4(s) = \frac{\Delta V_{\text{sense}}}{\Delta V_{\text{out}}} = \frac{R_2}{R_1 + R_2} = \frac{5}{400} = 0.0125 \tag{47}
\]

The open loop gain for voltage loop is to times all above factors together as:

\[
G_V(s) = G_1(s)G_{\text{NON}}(s)G_{23}(s)G_4(s)
\]

\(G_1(s)\) is used to provide enough phase margin and also limit the bandwidth below 20HZ. R4, C2 and C3 can be chosen as required. \(f_{\text{CZ}}\) normally select to be compensate the pole in \(G_{23}(s)\). \(f_{\text{CP}}\) normally select to be 40~70Hz in order to fast put down the gain amplitude and reject the high frequency interference. In this example \(f_{23}\) is equal to 1.5406Hz at 85VAC and full load and 1.5412Hz at 265VAC and full load respectively. So the initial target is: \(f_{\text{CZ}}\) is chosen to be close to 1.5Hz, and \(f_{\text{CP}}\) is chosen to be 50Hz.

\(C_2\) and \(C_3\) is calculated to obtain \(G_v(s)\) cross over frequency around 10Hz. The gain amplitude of \(G_{\text{NON}}*G_{23}*G_4\) in 85VAC and full load is shown in Figure 18. It can be seen that at \(f=10\text{Hz}\), the gain is about -4.52dB. So \(G_1\) should provide the gain +4.52dB at \(f=10\text{Hz}\). Considering that \(C_2>>C_3\) due to \(f_{\text{CZ}}<f_{\text{CP}}\) and \(10\text{Hz}>>1\text{Hz}=f_{\text{CZ}}\), then

\[
G_1(10\text{Hz}) = \frac{g_{\text{OTA}}}{C_2 \cdot 2\pi \cdot 10\text{Hz}} = 42 \cdot 10^{-6} \cdot \frac{10\text{Hz}}{1\text{Hz}} = 4.52\text{dB} \tag{48}
\]

\[
C_2 = \frac{4.52}{42 \cdot 10^{-6} \cdot 2\pi \cdot 10\text{Hz}} = 3.97\mu F \tag{49}
\]

3.97\mu F is not common for ceramic type capacitor. So select \(C_2=1\mu F\), then \(f_{\text{CZ}}\) is recalculated as:
$$G_V(10\text{Hz}) = \frac{g_{ov41}}{C_2 \cdot 2\pi \cdot 10\text{Hz}} \sqrt{1 + \left(\frac{10\text{Hz}}{f_{cz}}\right)^2} = +4.52\text{dB}$$

$$f_{cz} = \frac{10\text{Hz}}{\sqrt{\left(\frac{1\mu\text{F} \cdot 10^{-6}}{2\pi \cdot 10\text{Hz}}\right)^2 - 1}} = 4.33\text{Hz}$$ (49)

according to \( f_{cz} = \frac{1}{2\pi R_4 C_2} = 4.33\text{Hz} \) then

$$R_4 = \frac{1}{2\pi \cdot 4.33\text{Hz} \cdot C_2} = 36.8k\Omega$$ (50)

select \( R_4 = 33k\Omega \), and

$$f_{cp} = \frac{1}{2\pi R_4 C_3} \approx \frac{1}{2\pi R_4 C_3} = 50\text{Hz}$$

$$C_3 = \frac{1}{2\pi \cdot 50\text{Hz} \cdot R_4} = 96.5nF$$ (51)

select \( C_3 = 100nF \)

The gain amplitude and phase angle of overall voltage loop \( G_V(s) \) at 85VAC and 265VAC in full load condition is shown in Figure 18 and Figure 19. At 85VAC, the cross over frequency \( f_V \) is around 8.5Hz and the phase margin is about 62º. At 265VAC, the cross over frequency \( f_V \) is around 14Hz and the phase margin is about 63º.
Figure 18  the bode plot and phase angle for voltage loop at 85VAC and full load
Figure 19  The bode plot and phase angle for voltage loop at 265VAC and full load
References

[1] Infineon Technologies: ICE1PCS01 - Standalone Power Factor Correction Controller in Continuous Conduction Mode; Preliminary datasheet; Infineon Technologies; Munich; Germany; Sept. 2002.
