

# DC-DC power solutions for FPGAs

## Infineon power for FPGA of Xilinx/Zynq® UltraScale+™ RFSoc

### About this document

#### Scope and purpose

Infineon has several power solutions for the Zynq® UltraScale+ RFSoc family to scale from Zu21 to Zu29. These solutions show brief highlights and high level examples of an actual reference design with Xilinx on the ZCU111. Infineon power solutions is used on the Zynq® UltraScale+™ RFSoc ZCU111 evaluation kit that enables designers to jumpstart RF-Class analog designs for wireless, cable access, early-warning (EW)/radar and other high-performance RF applications.

#### Intended audience

Designers interested in high level Infineon power maps for Zu21 to Zu29 Zynq UltraScale RFSoc Family from Xilinx. Designers challenged with tight board space designs in small form factor applications.

### Table of contents

<b>About this document</b> .....	<b>1</b>
<b>Table of contents</b> .....	<b>1</b>
<b>1 Power consolidation - Zynq UltraScale+ RFSoc solutions</b> .....	<b>2</b>
<b>2 Infineon power map solutions for Zynq UltraScale+ RFSoc: Zu21 to Zu29</b> .....	<b>3</b>
<b>3 Infineon power map solutions for Zynq UltraScale+ RFSoc: Zu21 to Zu29</b> .....	<b>4</b>
<b>4 Infineon power map solutions for Zynq UltraScale+ RFSoc: Zu21 to Zu29</b> .....	<b>5</b>
<b>5 Infineon power solution: Xilinx ZCU111 Zynq UltraScale+ RFSoc evaluation kit</b> .....	<b>7</b>
<b>Revision history</b> .....	<b>8</b>

# 1 Power consolidation - Zynq UltraScale+ RFSoc solutions

Figure 1 depicts recommended consolidation of power rails for the Zynq US+ RFSoc from Xilinx. In this use case, the core voltage rails for the PL and PS domain are separated and can run optionally at two different voltages to reduce power: 0.72 V and 0.85 V/0.9 V. This scheme allow for power rail consolidation for power always on modes. Infineon offers several approaches for scalable power for the Zu21 to the Zu29.




Figure 1 Xilinx' recommended power rail consolidation

## 2 Infineon power map solutions for Zynq UltraScale+ RFSoc: Zu21 to Zu29

Infineon’s power solutions for the Zynq UltraScale+ RFSoc is partitioned to allow for modular power design in tight board space applications for either space optimized needs (Figure 2) or power efficiency needs (Figure 3). Figure 4 shows an actual power solution implementation for space efficiency on the Xilinx ZCU111 Zynq UltraScale+ RFSoc reference design evaluation kit.

Highlights of Infineon’s space optimized solution (Figure 2):

- Power solution optimized with minimum number of voltage rails to Xilinx power optimization recommendations
- Power solution offers scalable power for Zu21 to Zu29 using a single IRPS5401 PMIC plus external power stage for the Vcore from 30 A to 50 A
- Power solution offers low noise voltage rails for SERDES for compact space implementation with a single PMIC for minimum lane set
- Power solution offers integrated sequencing between the IRPS5401 PMICs using internal timing delays adjustable via I2C/PMBus for setting from 0 ms to 127 ms




Figure 2 Infineon recommended power map solution for small board space

### 3 Infineon power map solutions for Zynq UltraScale+ RFSoc: Zu21 to Zu29

Infinion’s power solution for the Zynq UltraScale+ RFSoc is partitioned to allow for modular power design in tight board space applications for either space optimized needs (Figure 2) or power efficiency needs (Figure 3). Figure 4 shows the power implementation for space efficiency on the Xilinx ZCU111 Zynq UltraScale+ RFSoc reference design evaluation kit.

Highlights of Infineon’s efficiency optimized solution (Figure 3):

- Power solution optimized with minimum number of voltage rails to Xilinx power optimization recommendations
- Power solution offers scalable power for Zu21 to Zu29 by splitting the PS and PL blocks for better power partition to achieve options for PL Vcores output options at 0.72 V, 0.85 V or 0.9 V for the VCCINT and the PS block Vcore to operate independently at 0.85 V and/or 0.9 V
- Power solution for IR35125 + TDA21470 allows for 30 A to 70 A with 91% to 94% efficiency depending on selection of components
- Power solution offers low noise voltage rails for SERDES for compact space implementation with a single PMIC for minimum lane set; for larger number of SERDES lanes higher current proven options are available using the IR3823, IR38060, IR38062 and IR38063.
- Power solution offers integrated sequencing between the IR35125 and IRPS5401 PMICs using internal timing delays adjustable via I2C/PMBus for setting from 0 ms to 127 ms




Figure 3 Infineon recommended power map solution for power efficiency

## 4 Infineon power map solutions for Zynq UltraScale+ RFSoc: Zu21 to Zu29

Highlights of Infineon's proven solution on Xilinx Zynq UltraScale+ RFSoc reference design evaluation kit, ZCU11 (Figure 4):

- Power solution optimized with minimum number of voltage rails to Xilinx power optimization recommendations and small space constraints
- Power solution offers scalable power for Zu28 by splitting the PS and PL blocks for better power partition to achieve options for PL Vcores output options at 0.72 V, 0.85 V or 0.9 V for the VCCINT (IR38064) and the PS block Vcore to operate independently at 0.85 V and/or 0.9 V (IRPS5401 + TDA21240).
- Power solution for the splitting the Vcores between the IR38064 and the IRPS5401 + TDA21240 (x13/x43) ideal for thermal management since each combination allows for operation over the full extended industrial temperature range from -40°C to +125°C and can allow the VCCINT to operated independently at 0.72 V if desired for lower power consumption of the RFSoc
- Power solution offers low noise voltage rails for SERDES is spread between IRPS5401 PMIC and the IR38060; for larger number of SERDES lanes higher current proven options are available using the IR3823, IR38060, IR38062 and IR38063.
- Power solution offers integrated sequencing between the IR38064 and IRPS5401 PMICs using internal timing delays adjustable via I2C/PMBus for setting from 0 ms to 127 ms
- Power solution for the ZCU111 (see Figure 5) schematics, BOM, layout and performance data available from both Xilinx and Infineon sites

Table of contents





Figure 4 Infineon recommended power map solution for Xilinx ZCU111, Zu28

## 5 Infineon power solution: Xilinx ZCU111 Zynq UltraScale+ RFSoc evaluation kit

Ready to go designs:

- Xilinx offers the ZCU111 evaluation kit with complete designs using Infineon’s power solutions (Figure 5 below)
- Schematics, BOM, layout and performance data available from both Xilinx and Infineon
  - Allegro / CADENCE
  - [www.infineon.com/xilinx](http://www.infineon.com/xilinx)
- Infineon PowIRCenter GUI software for power design and evaluation (Figure 6)
- ZCU111 Zynq UltraScale+ RFSoc evaluation kit overview (Xilinx)
  - [www.xilinx.com/products/boards-and-kits/zcu111.html#overview](http://www.xilinx.com/products/boards-and-kits/zcu111.html#overview)
- ZCU111 hardware schematics and boards files (Xilinx)
  - [www.xilinx.com/products/boards-and-kits/zcu111.html#documentation](http://www.xilinx.com/products/boards-and-kits/zcu111.html#documentation)



**Figure 5 Infineon power GUI on ZCU111, Zu28 design**



Revision history




Figure 6 Infineon power solution for Zynq UltraScale+ RFSoc, Zu28 – ZCU111

Revision history

Document version	Date of release	Description of changes



**Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2018-11-15**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2018 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about this document?**

**Email:** [erratum@infineon.com](mailto:erratum@infineon.com)

**Document reference**

**AN\_1811\_PL12\_1811\_234333**

**IMPORTANT NOTICE**

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

**WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.