

Voltage Reference (Vref)

1.50

Features



- Voltage references and supplies
- Multiple options
- Bandgap principle to achieve temperature, and voltage stability

General Description

This component works with both PSoC 3 and PSoC 5 devices. The Voltage Reference (Vref) component provides one of several voltage reference outputs. The 1.024-V and 0.256-V outputs are temperature compensated using the bandgap principle to achieve excellent stability.

Note The Vref component is not intended to source or sink current. It has low drive strength. If high drive strength is needed, buffer the Vref with an Opamp or PGA component.

Every Vref is associated with some analog resource. To enable a Vref, the associated resource must be enabled. All Vrefs default their **AutoEnable** parameter to **true**. Since auto-enable Vrefs automatically enable the associated analog resource, all Vrefs are automatically enabled by default.

When to Use a Vref

Use Vref components for threshold detectors, reference inputs to analog-to-digital converters, comparators, and programmable gain amplifiers. They can also be used whenever you need a known voltage.


Input/Output Connections

The Vref component has a single output terminal that provides access to the selected voltage reference.

Component Parameters

Drag a Vref onto your design and double click it to open the **Configure** dialog.

Basic Tab




VRef Name

This is the Vref value. Options include:

- 1.024 V (default) – Based on bandgap; see [DC and AC Electrical Characteristics](#) section for more information.
- Vssa(GND) – Internal Vssa voltage.
- 0.256 V – Derived from the 1.024 bandgap with a resistive divider; see [DC and AC Electrical Characteristics](#) section for more information.
- Vdda/2 – Derived from Vdda with a resistive divider; see [DC and AC Electrical Characteristics](#) section for more information.
- Vdda(HiZ) – The Vdda voltage reference is provided with a resistive divider and so has high impedance. Vdda(HiZ) cannot be used if Vdda/2 is used elsewhere. See the Precision Reference chapter of the chip Technical Reference Manual (TRM) for details.
- Vccd – Special 1.8-V reference that is only available for SIO pins. Available in Production PSoC 3 or later only.

- Vddd – Internal Vddd voltage. Available in Production PSoC 3 or later only.
- Vbat – Internal Vbat voltage. Available in Production PSoC 3 or later only.
- Vdda – Internal Vdda voltage. Available in Production PSoC 3 or later only.

Advanced Tab



AutoEnable

The **AutoEnable** parameter applies to the 1.024-V and 0.256 V-Vref components.

When **AutoEnable** is set to **true** (default), the Vref is enabled automatically when the device is initialized and the static analog routes are established. The 1.024-V and 0.256-V Vref components may need to consume a comparator when **AutoEnable** is **true**.

When a 1.024-V or 0.256-V Vref is connected to intended analog block connections such as the comparator, the device automatically enables the Vref when the connected components are enabled. AutoEnable is not necessary in these cases. See the Precision Reference chapter of the chip Technical Reference Manual (TRM) for details.

Note Vref components that require **AutoEnable** set to **true** have reduced routing capability because specific analog routing resources are required to supply the auto-enable Vref.

When **AutoEnable** is set to **false**, the 1.024-V and 0.256-V Vref components are only powered up when the associated analog block is powered up. See the TRM for details.



IgnoreSleep

The **IgnoreSleep** parameter applies to 1.024-V and 0.256-V Vref components.

When **IgnoreSleep** is set to **true**, the Vref remains active when the device goes into a sleep state. This increases the power consumption of the device in the sleep state. The default **IgnoreSleep** value is **false**.

The affected Vrefs consume a comparator when **IgnoreSleep** is **true**. Also, if **IgnoreSleep** is true, **AutoEnable** is automatically set to **true**.

IgnoreSleep cannot be **true** for PSoC 5 devices.

Placement

For a design project, the list of available voltage references is determined by what is available from the selected family or device.


If you place a Vref component in a library project schematic at the generic level, you do not see any references available. In this case, you need to specify a family or device when creating the schematic.

AutoEnable Vref Connecting to an Amux Switchable Connection

The auto-enable 1.024-V or 0.256-V Vref component must be all by itself when connected to an Amux switchable connection. This restriction is introduced so the software can handle the auto-enable Vref feature without ambiguities.

In general, the software must split up signals connected to auto-enable Vrefs, but that is not possible for Amux switchable connections.

In the following example, in order for Design 1 to work, it must be converted to Design2.



If you choose to set the AutoEnable parameter of the Vref component to false, this restriction does not apply.

Resources

When AutoEnable is enabled for an unintended analog block, the 1.024-V Vref consumes a comparator, which will be automatically removed from available comparator resources. A comparator is required to satisfy device requirements of having the analog block associated with the Vref powered up. So, a comparator is allocated to be able to control the power settings and use that Vref.

Functional Description

The Vref component provides one of the available voltage references. Connection is through a single terminal. The Vref component may be shared among several components.

DC and AC Electrical Characteristics

The following values indicate expected performance and are based on initial characterization data. Note that the 1.024-V voltage reference calibration occurs for the buffered ADC_DelSig reference. All of the other 1.024-V references (about 7 or 8 different ones) can be off by several millivolts.

Vref Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Units
V _{ref}	Precision reference voltage	Initial trimming	1.023 (−0.1%)	1.024	1.025 (+0.1%)	V
	Temperature drift ¹		–	–	20	ppm/°C
	Long term drift		–	100	–	ppm/Khr
	Thermal cycling drift (stability) ¹		–	100	–	ppm

¹ Based on device characterization (Not production tested).

Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.50.e	Minor datasheet edits.	
1.50.d	Minor datasheet edits.	
1.50.c	Minor datasheet edits and updates	
1.50.b	Updated description of Vdda(HiZ)	Description was unclear.
	Updated AutoEnable section to include quarter volt Vref	0.256-V Vref has the same AutoEnable properties as the 1.024-V Vref.
1.50.a	Added characterization data to datasheet	
	Datasheet edits	
1.50	Added AutoEnable and IgnoreSleep parameters to the customizer.	The AutoEnable and IgnoreSleep parameters provide additional functionality and a more intuitive user experience.
	Added the special purpose Vccd Vref for use with SIO pins.	The Vccd reference is used with SIO pins.
	Added Vbat, Vddd, and Vdda references.	The Vbat, Vddd, and Vdda references were added to provide additional functionality.

© Cypress Semiconductor Corporation, 2010-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

