


# Universal Asynchronous Receiver Transmitter (UART)

1.50

## Features

- 9-bit address mode with hardware address detection
- BAUD rates from 110 – 921600 bps or arbitrary up to 3 Mbps
- RX and TX buffers = 1-255 (8-bit), 1-65535 (32-bit)
- Detection of Framing, Parity and Overrun errors
- Full Duplex, Half Duplex, TX only and RX only optimized hardware
- 2 out of 3 voting per bit
- Break signal generation and detection
- 8x or 16x oversampling



## General Description

The UART provides asynchronous communications commonly referred to as RS-232 or RS-485. The UART component can be configured for Full Duplex, Half Duplex, RX only or TX only versions. All versions provide the same basic functionality differing only in the amount of resources utilized.

To assist with processing of the UART receive and transmit data, independent size configurable buffers are provided. The independent circular receive and transmit buffers in SRAM as well as hardware FIFOs help to ensure that data will not be missed while allowing the CPU to spend more time on critical real time tasks rather than servicing the UART.

For most use cases the UART can be easily configured by choosing the BAUD rate, parity, number of data bits and number of start bits. The most common configuration for RS-232 is often listed as "8N1" which is shorthand for 8 data bits, No parity and 1 stop bit which is also the default for the UART component. Therefore in most applications only the BAUD rate must be set. A second common use for UARTs is in multi-drop RS-485 networks. The UART component supports 9-bit addressing mode with hardware address detect, as well as a TX output enable signal to enable the TX transceiver during transmissions.

The long history of UARTs has resulted in many physical layer and protocol layer variations over time including but not limited to RS-423, DMX512, MIDI, LIN bus, legacy terminal protocols and IrDa. To support the UART variations commonly used, the component provides configuration

**PRELIMINARY**

support for the number of data bits, stop bits, parity, hardware flow control and parity generation and detection.

As a hardware-compiled option, you can select to output a clock and serial data stream that outputs only the UART data bits on the clock's rising edge. An independent clock and data output is provided for both the TX and RX. The purpose of these outputs is to allow automatic calculation of the data CRC by connecting a CRC component to the UART.

## When to use a UART

The UART should be used any time that a compatible asynchronous communications interface is required especially RS-232 and RS-485 and other variations. The UART can also be used to create more advanced asynchronous based protocols such as DMX512, LIN and IrDa or customer/industry proprietary.

A UART should not be used in those cases where a specific component has already been created to address the protocol. For example if a DMX512, LIN or IrDa component were provided, it would have a specific implementation providing both hardware and protocol layer functionality and the UART should not be used in this case (subject to component availability).

## Input/Output Connections

This section describes the various input and output connections for the UART. Some I/Os may be hidden on the symbol under the conditions listed in the description of that I/O.

Input	May Be Hidden	Description
clock	Y	The clock input defines the baud rate (bit-rate) of the serial communication. The baud-rate is 1/8th or 1/16th the input clock frequency depending on <b>Oversampling Rate</b> parameter. This input is visible if the <b>Clock Selection</b> parameter is set to "External." If the internal clock is selected then you define the desired baud-rate during configuration and the necessary clock frequency is solved by PSoC Creator.
reset	N	Resets the UART state machines (RX and TX) to the idle state. This will throw out any data that was currently being transmitted or received but will not clear data from the FIFO that has already been received or is ready to be transmitted. This input is a synchronous, reset requiring at least one rising edge of the clock.
rx	Y	The rx input carries the input serial data from another device on the serial bus. This input is visible and must be connected if the <b>Mode</b> parameter is set to "RX Only", "Half Duplex" or "Full UART (RX & TX)."
cts_n	Y	The cts_n input indicates that another device is ready to receive data. This input is an active-low input indicated by the _n, and indicates when the other device has room for more data to be transmitted to it. This input is visible if the <b>Flow Control</b> parameter is set to "Hardware".


**PRELIMINARY**



Output	May Be Hidden	Description
tx	Y	The tx output carries the output serial data to another device on the serial bus. This output is visible if the <b>Mode</b> parameter is set to "TX Only", "Half Duplex" or "Full UART (RX & TX)."
rts_n	Y	The rts output indicates to another device that you are ready to receive data. This output is active-low indicated by the _n, and informs another device when you have room for more data to be received. This output is visible if the <b>Flow Control</b> parameter is set to "Hardware."
tx_en	Y	The tx_en output is used primarily for RS-485 communication to indicate that you are transmitting on the bus. This output will go high before a transmit starts and low when transmit is complete indicating a busy bus to the rest of the devices on the bus. This output is visible when the <b>Hardware TX Enable</b> parameter is true.
tx_interrupt	Y	The tx_interrupt output is the logical OR of the group of possible interrupt sources. This signal will go high while any of the enabled interrupt sources are true. This output is visible if the <b>Mode</b> parameter is set to "TX Only" or "Full UART (RX & TX)."
rx_interrupt	Y	The rx_interrupt output is the logical OR of the group of possible interrupt sources. This signal will go high while any of the enabled interrupt sources are true. This output is visible if the <b>Mode</b> parameter is set to "RX Only", "Half Duplex" or "Full UART (RX & TX)."
tx_data	Y	The tx_data output used to shift out the TX data to a CRC component or other logic. This output is visible when the <b>Enable CRC outputs</b> parameter is true.
tx_clk	Y	The tx_clk output provides clock edge used to shift out the TX data to a CRC component or other logic. This output is visible when the <b>Enable CRC outputs</b> parameter is true.
rx_data	Y	The tx_data output used to shift out the RX data to a CRC component or other logic. This output is visible when the <b>Enable CRC outputs</b> parameter is true.
rx_clk	Y	The rx_clk output provides clock edge used to shift out the RX data to a CRC component or other logic. This output is visible when the <b>Enable CRC outputs</b> parameter is true.

## Schematic Macro Information

The default UART in the Component Catalog is a schematic macro using a UART component with default settings. It is connected to digital input and output Pins components.



## Parameters and Setup

Drag an UART component onto your design and double-click it to open the Configure dialog.

### Hardware vs. Software Options

Hardware configuration options change the way the project is synthesized and placed in the hardware. You must rebuild the hardware if you make changes to any of these options. Software configuration options do not affect synthesis or placement. When setting these parameters before build time you are setting their initial value which may be modified at any time with the API provided.


The following sections describe the UART parameters, and how they are configured using the dialog. They also indicate whether the options are hardware or software.

**PRELIMINARY**



## Configure Tab

The dialog is set up to look like a hyperterminal configuration window to avoid incorrect configuration of two sides of the bus, where the PC using hyperterminal is quite often the other side of the bus.



All of these options are hardware configuration options.

### Mode

This parameter defines the desired functional components to include in the UART. This can be setup to be a bi-directional Full UART (TX + RX) (default), Half Duplex UART (uses half the resources), RS-232 Receiver (RX Only) or Transmitter (TX Only).

### Bits per second

This parameter defines the baud-rate or bit width configuration of the hardware for clock generation. The default is 57600.

If the internal clock is used (set by the **Clock Selection** parameter) the necessary clock to achieve this baud-rate will be generated.

### Data bits

This parameter defines the number of data bits transmitted between start and stop of a single UART transaction. Options are 5, 6, 7, 8 (default), or 9.

- 8 data bits is the default configuration sending a byte per transfer.



**PRELIMINARY**

- 9-bit mode does not transmit 9 data bits; the 9<sup>th</sup> bit takes the place of the parity bit as an indicator of address using Mark/Space parity. Mark/Space parity should be selected if 9 data bits mode used.

### Parity Type

This parameter defines the functionality of the parity bit location in the transfer. This can be set to None (default), Odd, Even or Mark/Space. If you selected 9 data bits, then select Mark/Space as the **Parity Type**.

### API control enabled

This check box is used to change parity by using the control register and the UART\_WriteControlRegister() function. The parity type can be dynamically changed between bytes without disrupting UART operation if this option selected, but the component will use more resources.

### Stop bits

This parameter defines the number of stop bits implemented in the transmitter. This parameter can be set to 1 (default) or 2 data bits.

### Flow Control

This parameter allows you to choose between Hardware or None (default). When this parameter is set to Hardware, the CTS and RTS signals become available on the symbol.

**PRELIMINARY**



## Advanced Tab

**Configure 'UART'**

Name:

Configure **Advanced** Built-in

Clock Selection:

☒ Internal Clock ☐ External Clock

Interrupts

☒ RX - On Byte Received ☐ TX - On TX Complete

☐ RX - On Parity Error ☐ TX - On FIFO Empty

☐ RX - On Stop Error ☐ TX - On FIFO Full

☐ RX - On Break ☐ TX - On FIFO Not Full

☐ RX - On Overrun Error

☐ RX - On Address Match

☐ RX - On Address Detect

RX Address Configuration

Address Mode:

Address #1:

Address #2:

Buffer Sizes:

RX Buffer Size (bytes):

Internal RX Interrupt ISR is **disabled**

TX Buffer Size (bytes):

Internal TX Interrupt ISR is **disabled**

Advanced Features

Break signal bits:

☒ Enable 2 out of 3 voting per bit

☐ Enable CRC outputs

RS-485 Configuration Options

☒ Hardware TX-Enable

Oversampling rate

☒ 8x ☐ 16x

Data Sheet OK Apply Cancel

## Hardware Configuration Options

### Clock Selection

This parameter allows you to choose between an internally configured clock or an externally configured clock or I/O for the baud-rate generation. When set to the "Internal" setting the required clock frequency is calculated and configured by PSoC Creator. In the "External" mode the component does not control the baud-rate but can calculate the expected baud-rate.

If this parameter is "Internal" then the clock input is not visible on the symbol.

## Address Mode

This parameter defines how hardware and software interact to handle device addresses and data bytes. This parameter can be set to the following types:

- Software Byte-by-Byte – Hardware indicates the detection of an address byte for every byte received. Software must read the byte and determine if this address matches the device addresses defined as in the Address #1 or Address #2 parameters
- Software Detect to Buffer – Hardware indicates the detection of an address byte and software will copy all data into the RX buffer defined by the RX Buffer Size parameter.
- Hardware Byte-By-Byte – Hardware detects a byte and forces an interrupt to move all data from the hardware FIFO into the data buffer defined by RX Buffer Size.
- Hardware Detect to buffer – Hardware detects a byte and forces an interrupt to move only the data (address byte is not included) from the hardware FIFO into the data buffer defined by RX Buffer Size.
- None – No RX address detection is implemented.

## Hardware TX Enable

This parameter enables or disables the use of the TX-Enable output of the TX UART. This signal is used in RS-485 communications. The hardware provides the functionality of this output automatically, based on buffer conditions.

## Advanced Features

- Break signal bits – Break signal bits parameter enables Break signal generation and detection and defines the number of logic 0s bits transmitted. This option will save resources when set to None.
- Enable 2 out of 3 voting per bit – The Enable 2 out of 3 voting per bit enables or disables error compensation algorithm. This option will save resources when disabled. For more information, refer to the Functional Description section of this data sheet.
- Enable CRC outputs – The Enable CRC outputs parameter enables or disables tx\_data, tx\_clk, rx\_data, rx\_clk outputs. They used to output a clock and serial data stream that outputs only the UART data bits on the clock's rising edge. The purpose of these outputs is to allow automatic calculation of the data CRC. This option will save resources when disabled.

## Oversampling Rate

This parameter allows you to choose clock divider for the baud-rate generation.

**PRELIMINARY**





## Software Configuration Options

### Interrupts

The "Interrupt On" parameters allow you configure the interrupt sources. These values are OR'd with any of the other "Interrupt On" parameter to give a final group of events that can trigger an interrupt. The software can re-configure these modes at any time; these parameters simply define an initial configuration.

- RX – On Byte Received (bool)
- RX – On Parity Error (bool)
- RX – On Stop Error (bool)
- RX – On Break (bool)
- RX – On Overrun Error (bool)
- RX – On Address Match (bool)
- RX – On Address Detect (bool)
- TX – On TX Complete (bool)
- TX – On FIFO Empty (bool)
- TX – On FIFO Full (bool)
- TX – On FIFO Not Full (bool)

You may handle the ISR with an external interrupt component connected to the tx\_interrupt or rx\_interrupt output. The interrupt output pin is visible depending on the selected **Mode** parameter. It outputs the same signal to the internal interrupt based on the selected status interrupts.

These outputs may then be used as a DMA request source to the DMA from the RX or TX buffer independent of the interrupt, or as another interrupt dependant upon the desired functionality.

### RX Address #1/#2

The RX Address parameters indicate up to two device addresses that the UART may assume. These parameters are stored in hardware for hardware address detection modes described in the RX Address Mode parameter and are available to firmware the software address modes.

### RX Buffer Size (bytes)

This parameter defines how many bytes of RAM to allocate for an RX buffer. Data is moved from the receive registers into this buffer.

Four bytes of hardware FIFO are used as a buffer when the buffer size selected is less than or equal to 4 bytes. Buffer sizes greater than 4 bytes require the use of interrupts to handle moving of the data from the receive FIFO into this buffer and the GetChar() or ReadRXData() APIs get data from the correct source without any changes to your top-level firmware.



**PRELIMINARY**

When the RX buffer size is greater than 4 bytes, the **Internal RX Interrupt ISR** is automatically enabled and the **RX – On Byte Received** interrupt source is selected and disabled for use because it causes incorrect handler functionality.

### TX Buffer Size (bytes)

This parameter defines how many bytes of RAM to allocate for the TX buffer. Data is written into this buffer with the PutChar() and PutArray() API commands.

Four bytes of hardware FIFO are used as a buffer when the buffer size selected less than or equal to 4 bytes; otherwise, the RAM buffer is allocated. Buffer sizes greater than 4 bytes require the use of interrupts to handle moving of the data from the transmit buffer into the hardware FIFO without any changes to your top level firmware.

When the TX buffer size is greater than 4 bytes, the **Internal TX Interrupt ISR** is automatically enabled and the **TX – On FIFO EMPTY** interrupt source is selected and disabled for use because it causes incorrect handler functionality.

The TX interrupt is not available in Half duplex mode; therefore, the TX Buffer Size is limited to up to 4 bytes when Half duplex mode is selected.

### Internal RX Interrupt ISR

Enables the ISR supplied by the component for the RX portion of the UART. This parameter is set automatically depending on the **RX Buffer Size** parameter, because the internal ISR is needed to handle transferring data from the FIFO to the RX buffer.

### Internal TX Interrupt ISR

Enables the ISR supplied by the component for the TX portion of the UART. This parameter is set automatically depending on the **TX Buffer Size** parameter, because the internal ISR is needed to handle transferring data to the FIFO from the TX buffer.

## Clock Selection

When the internal clock configuration is selected PSoC Creator will calculate the needed frequency and clock source and will generate the resource needed for implementation. Otherwise, you must supply the clock and calculate the baud-rate at 1/8<sup>th</sup> or 1/16<sup>th</sup> the input clock frequency.

The clock tolerance should be maximum  $\pm 2\%$ . The warning will be generated if clock could not be generated within this limit. In this case the Master Clock should be modified in the DWR.

## Placement

The UART component is placed throughout the UDB array and all placement information is provided to the API through the *cyfitter.h* file.

PRELIMINARY



## Resources

Resolution	Digital Blocks					API Memory (Bytes)		Pins (per External I/O)
	Datapaths	Macro cells	Status Registers	Control Registers	Counter 7	Flash	RAM	
Full UART	3	24	2	1	1			TBD
Full UART*	2	25	2	1	2			TBD
Full UART**	3	21	2	0	1			TBD
Half Duplex	1	18	1	1	1			TBD
RX Only	1	15	1	1	1			TBD
TX Only	2	9	1	1	0			TBD
TX Only*	1	9	1	1	1			TBD

\* Parameter TxBitClkGenDP = false. (To switch go to Expression View of Configure tab).

\*\* Simple Full UART with settings:

Parity:	None
API control enabled:	Disable
Flow Control:	None
Address Mode:	None
Break signal bits:	None
2 out of 3 voting:	Disable
CRC outputs:	Disable
Hardware TX:	Disable
Oversampling rate:	8x

## Application Programming Interface

Application Programming Interface (API) routines allow you to configure the component using software. The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name "UART\_1" to the first instance of a component in a given design. You can rename the instance to any unique value that follows the



**PRELIMINARY**

syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is "UART."

Function	Description
void UART_Init(void)	Initializes default configuration provided with customizer.
void UART_Enable(void)	Enables the UART block operation.
void UART_Start(void)	Initializes and enable the UART operation.
void UART_Stop(void)	Disable the UART operation.
uint8 UART_ReadControlRegister (void)	Returns the current value of the control register.
void UART_WriteControlRegister (uint8 control)	Writes an 8-bit value into the control register.
void UART_EnableRxInt (void)	Enables the internal interrupt irq.
void UART_DisableRxInt (void)	Disables the internal interrupt irq.
void UART_SetRxInterruptMode (uint8 intSrc)	Configures the RX interrupt sources enabled.
uint8 UART_ReadRxData (void)	Returns the data in RX Data register.
uint8 UART_ReadRxStatus (void)	Returns the current state of the status register.
uint8 UART_GetChar (void)	Returns the next byte of received data.
uint16 UART_GetByte (void)	Reads UART RX buffer immediately, returns received character and error condition.
uint8/uint16 UART_GetRxBufferSize (void)	Determine the amount of bytes left in the RX buffer and return the count in bytes.
void UART_ClearRxBuffer (void)	Clears the memory array of all received data.
void UART_SetRxAddressMode (uint8 addressMode)	Sets the software controlled Addressing mode used by the RX portion of the UART.
void UART_SetRxAddress1 (uint8 address)	Sets the first of two hardware-detectable addresses.
void UART_SetRxAddress2 (uint8 address)	Sets the second of two hardware-detectable addresses.

**PRELIMINARY**



Function	Description
void UART_EnableTxInt (void)	Enables the internal interrupt irq
void UART_DisableTxInt(void)	Disables the internal interrupt irq.
void UART_SetTxInterruptMode(uint8 intSrc)	Configures the TX interrupt sources enabled
void UART_WriteTxData(uint8 txDataByte)	Sends a byte without checking for buffer room or status
uint8 UART_ReadTxStatus(void)	Reads the status register for the TX portion of the UART
void UART_PutChar(uint8 txDataByte)	Puts a byte of data into the transmit buffer to be sent when the bus is available.
void UART_PutString(uint8* string)	Places data from a string into the memory buffer for transmitting.
void UART_PutArray(uint8* string, uint8/uint16 byteCount)	Places data from a memory array into the memory buffer for transmitting
void UART_PutCRLF(uint8 txDataByte)	Writes a byte of data followed by a Carriage Return and Line Feed to the transmit buffer.
uint8/uint16 UART_GetTxBufferSize(void)	Determine the amount of space left in the TX buffer and return the count in bytes.
void UART_ClearTxBuffer(void)	Clears all data from the TX buffer.
void UART_SendBreak(uint8 retMode)	Transmit a break signal on the bus.
void UART_SetTxAddressMode (uint8 addressMode)	Configures the transmitter to signal the next bytes is address or data.
void UART_LoadRxConfig(void)	Loads the receiver configuration. Half Duplex UART is ready for receive byte.
void UART_LoadTxConfig(void)	Loads the transmitter configuration. Half Duplex UART is ready for transmit byte.
void UART_Sleep (void)	Stops the UART operation and saves the user configuration.
void UART_Wakeup(void)	Restores and enables the user configuration.
void UART_SaveConfig(void)	Save the current user configuration.

**PRELIMINARY**

Function	Description
void UART_RestoreConfig(void)	Restores the user configuration.

## Global Variables

Variable	Description
UART_initVar	<p>Indicates whether the UART has been initialized. The variable is initialized to 0 and set to 1 the first time UART_Start() is called. This allows the component to restart without reinitialization after the first call to the TIA_Start() routine.</p> <p>It is required for correct operation of the component that the UART is initialized before Send or Put commands are run. Therefore, all APIs that write transmit data must check that the component has been initialized using this variable.</p> <p>If reinitialization of the component is required, then the UART_Init() function can be called before the UART_Start() or UART_Enable() function.</p>
UART_rxBuffer	This is a RAM allocated RX buffer with a user-defined length. This buffer used by interrupts, when RX buffer size parameter selected more than 4, to store received data and by UART_ReadRxData() and UART_GetChar() APIs to convey data to the user level firmware.
UART_rxBufferWrite	This variable is used by the RX interrupt as a cyclic index for UART_rxBuffer to write data. This variable also used by the UART_ReadRxData() and UART_GetChar() APIs to identify new data. Cleared to zero by the UART_ClearRxBuffer() API.
UART_rxBufferRead	This variable is used by the UART_ReadRxData() and UART_GetChar() APIs as a cyclic index for UART_rxBuffer to read data. Cleared to zero by the UART_ClearRxBuffer() API.
UART_rxBufferLoopDetect	This variable is set to one in RX interrupt when UART_rxBufferWrite index overtakes UART_rxBufferRead index. This is pre-overload condition which will affect on UART_rxBufferOverflow when next byte received, or will be set to zero when the UART_ReadRxData() or UART_GetChar() API called. Cleared to zero by the UART_ClearRxBuffer() API.
UART_rxBufferOverflow	This variable is used to indicate overload condition. It set to one in RX interrupt when there isn't free space in UART_rxBufferRead to write new data. This condition returned and cleared to zero by the UART_ReadRxStatus() API as an UART_RX_STS_SOFT_BUFF_OVER bit along with RX Status register bits. Cleared to zero by the UART_ClearRxBuffer() API.
UART_txBuffer	This is a RAM allocated TX buffer with the user defined length. This buffer used by sending APIs when TX buffer size parameter selected more than 4, to store data for transmitting and by TX interrupt to move data into hardware FIFO.

**PRELIMINARY**



Variable	Description
UART_txBufferWrite	This variable is used by the UART_WriteTxData (), UART_PutChar(), UART_PutString(), UART_PutArray(), and UART_PutCRLF() APIs as a cyclic index for UART_txBuffer to write data. This variable is also used by the TX interrupt to identify new data for transmitting. Cleared to zero by the UART_ClearTxBuffer() API.
UART_txBufferRead	This variable is used by the TX interrupt as a cyclic index for the UART_txBuffer to read data. Cleared to zero by the UART_ClearRxBuffer() API.

## void UART\_Init(void)

<b>Description:</b>	Initializes component's parameters and variables to those set in the customizer. Usually called in UART_Start().
<b>Parameters:</b>	None
<b>Return Value:</b>	None
<b>Side Effects:</b>	None

## void UART\_Enable(void)

<b>Description:</b>	Enables the UART block operation
<b>Parameters:</b>	None
<b>Return Value:</b>	None
<b>Side Effects:</b>	None

## void UART\_Start(void)

<b>Description:</b>	Initializes and enable the UART operation.
<b>Parameters:</b>	void
<b>Return Value:</b>	void
<b>Side Effects:</b>	None



**PRELIMINARY**

**void UART\_Stop(void)**

**Description:** Disable the UART operation.

**Parameters:** void

**Return Value:** void

**Side Effects:** None

**uint8 UART\_ReadControlRegister(void)**

**Description:** Returns the current value of the control register.

**Parameters:** void

**Return Value:** (uint8) Contents of the control register

**Side Effects:**

**void UART\_WriteControlRegister (uint8 control)**

**Description:** Writes an 8-bit value into the control register

**Parameters:** (uint8) control: Control Register Value

**Return Value:** void

**Side Effects:**

**void UART\_EnableRxInt (void)**

**Description:** Enables the internal interrupt irq

**Parameters:** void

**Return Value:** void

**Side Effects:** Only available if the RX internal interrupt implementation is selected in the UART

**PRELIMINARY**





**void UART\_DisableRxInt (void)**

<b>Description:</b>	Disables the internal interrupt irq
<b>Parameters:</b>	void
<b>Return Value:</b>	void
<b>Side Effects:</b>	Only available if the RX internal interrupt implementation is selected in the UART

**void UART\_SetRxInterruptMode (uint8 intSrc)**

<b>Description:</b>	Configures the RX interrupt sources enabled
<b>Parameters:</b>	(uint8) intSrc: Bit-Field containing the RX interrupts to enable. Based on the bit-field arrangement of the status register. This value must be a combination of status register bit-masks defined in the header file.
<b>Return Value:</b>	void
<b>Side Effects:</b>	

**uint8 UART\_ReadRxData (void)**

<b>Description:</b>	Returns the next byte of received data. ReadRXData returns data without checking status. That is, is there even new data and were there errors. It is up to the user to separately check status.
<b>Parameters:</b>	void
<b>Return Value:</b>	(uint8) Received data from RX register
<b>Side Effects:</b>	

## uint8 UART\_ReadRxStatus (void)

- Description:** Returns the current state of the status register
- Parameters:** void
- Return Value:** (uint8) Current RX status register value
- Side Effects:** All status register bits are clear on read except UART\_RX\_STS\_FIFO\_NOTEMPTY. UART\_RX\_STS\_FIFO\_NOTEMPTY clears immediately after RX data register read. See the Registers section later in this data sheet.

## uint8 UART\_GetChar (void)

- Description:** Returns the next byte of received data. GetChar is designed for ASCII characters only and returns an uint8 where 1-255 are valid characters and 0 is error -- or more typically no data present.
- Parameters:** void
- Return Value:** (uint8) Character read from UART RX buffer. ASCII characters from 1 to 255 are valid. A returned zero signifies an error condition or no data available.
- Side Effects:**

## uint16 UART\_GetByte (void)

- Description:** Reads UART RX buffer immediately, returns received character and error condition.
- Parameters:** void
- Return Value:** (uint16) MSB contains status and LSB contains UART RX data. If the MSB is non-zero, an error has occurred.
- Side Effects:**

**PRELIMINARY**



**uint8/uint16 UART\_GetRxBufferSize (void)**

**Description:** Determine the amount of bytes left in the RX buffer and return the count in bytes.

**Parameters:** void

**Return Value:** (uint8/uint16) Integer count of the number of bytes left in the RX buffer. Type depends on RX Buffer Size parameter.

**Side Effects:**

**void UART\_ClearRxBuffer (void)**

**Description:** Clears the memory array of all received data

**Parameters:** void

**Return Value:** void

**Side Effects:**

**void UART\_SetRxAddressMode (uint8 addressMode)**

**Description:** Sets the software controlled Addressing mode used by the RX portion of the UART

**Parameters:** (uint8) addressMode: Enumerated value indicating the mode of RX addressing to implement.

**Return Value:** void

**Side Effects:**

**void UART\_SetRxAddress1 (uint8 address)**

**Description:** Sets the first of two hardware detectable Addresses

**Parameters:** (uint8) address: Address #1 for hardware address detection

**Return Value:** void

**Side Effects:**



**PRELIMINARY**

**void UART\_SetRxAddress2 (uint8 address)**

**Description:** Sets the second of two hardware detectable Addresses

**Parameters:** (uint8) address: Address #2 for hardware address detection

**Return Value:** void

**Side Effects:**

**void UART\_EnableTxInt (void)**

**Description:** Enables the internal interrupt irq

**Parameters:** void

**Return Value:** void

**Side Effects:** Only available if the TX internal interrupt implementation is selected in the UART

**void UART\_DisableTxInt(void)**

**Description:** Disables the internal interrupt irq

**Parameters:** void

**Return Value:** void

**Side Effects:** Only available if the TX internal interrupt implementation is selected in the UART

**void UART\_SetTxInterruptMode(uint8 intSrc)**

**Description:** Configures the TX interrupt sources enabled

**Parameters:** (uint8) intSrc: Bit-Field containing the TX interrupts to enable. Based on the bit-field arrangement of the status register. This value must be a combination of status register bit-masks defined in the header file.

**Return Value:** void

**Side Effects:**

**PRELIMINARY**



## void UART\_WriteTxData(uint8 txDataByte)

**Description:** Puts a byte of data into the transmit buffer to be sent when the bus is available. WriteTxData sends a byte without checking for buffer room or status. It is up to the user to separately check status.

**Parameters:** (uint8) txDataByte: data byte

**Return Value:** void

**Side Effects:**

## uint8 UART\_ReadTxStatus(void)

**Description:** Reads the status register for the TX portion of the UART

**Parameters:** void

**Return Value:** (uint8) Contents of the TX Status register

**Side Effects:** This function reads the status register which is clear on read. It is up to the user to handle all bits in this return value accordingly, even if the bit was not enabled as an interrupt source the event happened and must be handled accordingly.

## void UART\_PutChar(uint8 txDataByte)

**Description:** Puts a byte of data into the transmit buffer to be sent when the bus is available. PutChar waits until the TX buffer has room and then sends the data. This is a blocking API.

**Parameters:** (uint8) txDataByte: data byte

**Return Value:** void

**Side Effects:**



**PRELIMINARY**

**void UART\_PutString(uint8\* string)**

**Description:** Places data from a string into the memory buffer for transmitting

**Parameters:** (uint8\*) string: Address of null terminated string array residing in RAM or ROM

**Return Value:** void

**Side Effects:** This function will block if there is not enough memory to place the whole string, it will block until the entire string has been written to the transmit buffer.

**void UART\_PutArray(uint8\* string, uint8/uint16 byteCount)**

**Description:** Places data from a memory array into the memory buffer for transmitting

**Parameters:** (uint8\*) string: Address of the memory array residing in RAM or ROM  
(uint8/uint16) byteCount: Number of bytes to be transmitted. Type depends on TX Buffer Size parameter.

**Return Value:** void

**Side Effects:** This function will block if there is not enough memory to place the whole memory array, it will block until the entire array has been written to the transmit buffer.

**void UART\_PutCRLF(uint8 txDataByte)**

**Description:** Writes a byte of data followed by a Carriage Return and Line Feed to the transmit buffer

**Parameters:** (uint8) txDataByte: Data byte to transmit before the Carriage Return and Line Feed

**Return Value:** void

**Side Effects:** This function will block if there is not enough memory to place the three values in the transmit buffer.

**PRELIMINARY**



## uint8/uint16 UART\_GetTxBufferSize(void)

**Description:** Determine the amount of space left in the TX buffer and return the count in bytes.

**Parameters:** void

**Return Value:** (uint8/uint16) Buffer size in bytes. Type depends on TX Buffer Size parameter.

**Side Effects:**

## void UART\_ClearTxBuffer(void)

**Description:** Clears all data from the TX buffer

**Parameters:** void

**Return Value:** void

**Side Effects:** Data waiting in the transmit buffer will not be sent, Data that is currently transmitting will finish transmitting (a single byte).

**void UART\_SendBreak(uint8 retMode)****Description:** Transmit a break signal on the bus**Parameters:** (uint8) retMode: Send Break return mode. See table below for options.

Options	Description
UART_SEND_BREAK	Initialize registers for Break, sends the Break signal and return immediately.
UART_WAIT_FOR_COMLETE_REINIT	Wait until Break sending is complete, reinitialize registers to normal transmission mode then return.
UART_REINIT	Reinitialize registers to normal transmission mode then return.
UART_SEND_WAIT_REINIT	Performs both options: UART_SEND_BREAK and UART_WAIT_FOR_COMLETE_REINIT. It is recommended to use this option for most cases.

**Return Value:** void**Side Effects:** The SendBreak function initializes registers to send break signal. Break signal length depends on Break signal bits parameter. It is important to return the registers configuration to normal for continue 8-bit operation.**void UART\_SetTxAddressMode(uint8 addressMode)****Description:** Configures the transmitter to signal the next bytes is address or data.**Parameters:** (uint8) addressMode:

Options	Description
UART_SET_SPACE	Configure the transmitter to send the next byte as a data.
UART_SET_MARK	Configure the transmitter to send the next byte as an address.

**Return Value:** void**Side Effects:** This function sets and clears UART\_CTRL\_MARK bit in Control register.**PRELIMINARY**



## void UART\_LoadRxConfig(void)

- Description:** Loads the receiver configuration. Half Duplex UART is ready for receive byte.
- Parameters:** void
- Return Value:** void
- Side Effects:** Valid only for half duplex UART. It is the user's responsibility to ensure that any transmission is complete and it is safe to unload the transmitter configuration.

## void UART\_LoadTxConfig(void)

- Description:** Loads the transmitter configuration. Half Duplex UART is ready for transmit byte.
- Parameters:** void
- Return Value:** void
- Side Effects:** Valid only for half duplex UART. It is the user's responsibility to ensure that any transmission is complete and it is safe to unload the receiver configuration.

## void UART\_Sleep (void)

- Description:** Stops the UART operation and saves the user configuration. Should be called just prior to entering sleep.
- Parameters:** void
- Return Value:** void
- Side Effects:**

## void UART\_Wakeup (void)

- Description:** Restores and enables the user configuration. Should be called just after awaking from sleep.
- Parameters:** void
- Return Value:** void
- Side Effects:** This function clears RX and TX software buffers, but it will not clear data from the FIFOs and will not reset any hardware state machines. Current transaction will be completed on the bus if silicon wasn't in sleep mode.



**PRELIMINARY**

## void UART\_SaveConfig(void)

**Description:** Save the current user configuration of non-retention registers.

**Parameters:** None

**Return Value:** None

**Side Effects:** All non-retention registers except FIFO saved to RAM.

## void UART\_RestoreConfig(void)

**Description:** Restores the user configuration of non-retention registers.

**Parameters:** None

**Return Value:** None

**Side Effects:** All non-retention registers except FIFO loaded from RAM. This function should be calling only after UART\_SaveConfig() called. In other way wrong data will be loaded to the registers.

## Defines

- **UART\_INIT\_RX\_INTERRUPTS\_MASK** – Defines the initial configuration of the interrupt sources chosen by the user in the configuration GUI. This is a mask of the bits in the status register that have been enabled at configuration as sources for the RX interrupt.
- **UART\_INIT\_TX\_INTERRUPTS\_MASK** – Defines the initial configuration of the interrupt sources chosen by the user in the configuration GUI. This is a mask of the bits in the status register that have been enabled at configuration as sources for the TX interrupt.
- **UART\_TXBUFFERSIZE** – Defines the amount of memory to allocate for the TX memory array buffer. This does not include the 4 bytes included in the FIFO.
- **UART\_RXBUFFERSIZE** – Defines the amount of memory to allocate for the RX memory array buffer. This does not include the 4 bytes included in the FIFO.
- **UART\_NUMBER\_OF\_DATA\_BITS** – Defines the number of bits per data transfer which is used to calculate the Bit Clock Generator and Bit-Counter configuration registers
- **UART\_BIT\_CENTER** – Based on the number of data bits this value is used to calculate the center point for the RX Bit-Clock Generator which is loaded into the configuration register at startup of the UART.

**PRELIMINARY**



- **UART\_RXHWADDRESS1** – Defines the initial address selected in the configuration GUI. This address is loaded into the corresponding hardware register at startup of the UART.
- **UART\_RXHWADDRESS2** – Defines the initial address selected in the configuration GUI. This address is loaded into the corresponding hardware register at startup of the UART.

## Sample Firmware Source Code

The following is a C language example demonstrating the basic functionality of the UART component. This example assumes the component has been placed in a design with the default name "UART\_1."

**Note** If you rename your component you must also edit the example code as appropriate to match the component name you specify.

```
#include <device.h>
void main()
{
    uint8 i = 0;
    UART_1_Start();
    while(1)
    {
        i=UART_1_GetChar();
        if(i>0)
        {
            UART_1_PutChar(i);
        }
    }
}
```

## Functional Description

### Default Configuration

The default configuration for the UART is as an 8-bit UART with no Flow control and None Parity, running at a baud-rate of 57.6 Kbps

### UART Parity: None

In this mode, there is no parity bit. The data flow is "Start, Data, Stop".

### UART Parity: Odd

Odd parity begins with a parity bit of 1 and examines the data stream and toggles the parity on any 1 data value. At the end of the data transmission the state of the parity bit is transmitted. Odd parity makes sure that there is always a transition on the UART bus. In this mode if all data



**PRELIMINARY**

is zeros then 1 parity bit will be sent. The data flow is "Start, Data, Parity, Stop". Odd parity is the most common of the parity types used.

## UART Parity: Even

Even parity begins with a parity bit of 0 and examines the data stream and toggles the parity on any 1 data value. At the end of the data transmission the state of the parity bit is transmitted. The data flow is "Start, Data, Parity, Stop".

## UART Parity: Mark/Space, Data bits: 9

Mark/Space parity is used to define either address or data bytes. When sending an address byte the parity bit is set to 1 and when transmitting data the parity bit is set to 0. At the end of the data transmission the state of the parity bit is transmitted. The data flow is "Start, Data, Parity, Stop" as the other parity modes but this bit is set by software before the transfer rather than being based on the data bit values. This parity is available for RS-485 like requirements.

## TX Usage model

Firmware should use the UART\_SetTxAddressMode API with the UART\_SET\_MARK parameter to configure the transmitter for the first address byte in the packet. This API sets the UART\_CTRL\_MARK bit in the Control register. After configuration to MARK parity, the first byte sent is an address and the remaining bytes are sent as data with SPACE parity. The transmitter will automatically send data bytes after the first address byte. To send the next packet, the UART\_CTRL\_MARK bit in control register should be cleared at least for one clock. Call the UART\_SetTxAddressMode API with the UART\_SET\_SPACE parameter, and set again.

Send addressed packet example:

- This example assumes the component has been placed in a design with the name "UART\_TX."
- Configure UART to Data bits: 9, Parity Type: Mark/Space.

```
#include <device.h>

void main()
{
    UART_TX_Start();
    /*Set UART_CTRL_MARK bit in Control register*/
    UART_TX_SetTxAddressMode(UART_TX_SET_MARK);
    /*Send data packet with the address in first byte*/
    /*The address byte is character 'l', which is equal to 0x31 in hex format*/
    UART_TX_PutString("lUART TEST\r");

    /*Clear UART_CTRL_MARK bit in Control register*/
    UART_TX_SetTxAddressMode(UART_TX_SET_SPACE);
}
```

**PRELIMINARY**



## RX Usage model

The UART\_RX\_STS\_MRKSPC bit in Status register indicates that receiver got the address or data byte.

Receive addressed packet example:

- This example assumes the component has been placed in a design with the name "UART\_RX."
- Configure UART to Data bits: 9, Parity Type: Mark/Space, Interrupts: RX - On Byte Received, Address Mode: Software Byte by Byte, Address#1: 31.
- Connect external ISR to rx\_interrup pin with the name "isr\_rx".

```
#include <device.h>

#define STR_LEN_MAX      60u
char rx_buffer[STR_LEN_MAX];
uint8 paket_receivedRX = 0u;

void main()
{
    CYGlobalIntEnable;          /* Enable interrupts */
    isr_rx_Start();
    UART_RX_Start();

    If(paket_receivedRX == 1u)
    {
        /* add analyze here */
        paket_receivedRX = 0u;
    }
}
```

## Source Code Example for ISR routine

```
uint8 rec_status = 0u;
uint8 rec_data = 0;
static uint8 pointerRX = 0u;
static uint8 address_detected = 0u;

rec_status = UART_RX_RXSTATUS_REG;
if(rec_status & UART_RX_RX_STS_FIFO_NOTEMPTY)
{
    rec_data = UART_RX_RXDATA_REG;
    if(rec_status & UART_RX_RX_STS_MRKSPC)
    {
        if (rec_data == UART_RX_RXHWADDRESS1)
        {
            address_detected = 1;
        }
        else
        {
            address_detected = 0;
        }
    }
}
```



**PRELIMINARY**

```

    }
}
else
{
    if(address_detected)
    {
        if(pointerRX >= STR_LEN_MAX)
        {
            pointerRX = 0u;
        }
        /* Detect end of packet */
        if(rec_data == '\r')
        {
            /* write null terminated string */
            rx_buffer[pointerRX++] = 0u;
            pointerRX = 0u;
            paket_receivedRX = 1u;
        }
        else
        {
            rx_buffer[pointerRX++] = rec_data;
        }
    }
}
}
}

```

## UART Stop Bits: One, Two

The number of stop bits is available as a synchronization mechanism. In slower systems it is sometimes necessary for two bit times to be available on the receiving side to be able to process the data before more data is sent. By sending two bit-widths of the stop signal the transmitter is allowing the receiver the time to interpret the data byte and parity. The second stop bit is not checked for framing error by receiver. The data flow is the same "Start, Data,[Parity],Stop" except that the stop bit time may be one or two bit-widths.

## UART Mode: Full UART (RX+TX)

This mode implements a full UART consisting of asynchronous Receiver and Transmitter. There is a single clock needed in this mode which defines the baud-rate for both the receiver and transmitter. The clock frequency input must be 8x or 16x the desired baud-rate.

## UART Mode: Half Duplex

This mode implements a full UART, but uses half the resources in detail: 1 Datapath, 1 Status Register, 1 Count7, 1 Control Register, 1 ISR(RX only). As TX interrupt is not available, the TX buffer size is limited up to 4. The RX or TX operation can be configured by the UART\_LoadRxConfig() or UART\_LoadTxConfig() APIs.

**PRELIMINARY**



## UART Mode: RX Only

This mode implements only the Receiver portion of the UART. There is a single clock needed in this mode which defines the baud-rate for the receiver. The clock frequency input must be 8x or 16x the desired baud-rate for the Receiver to implement 2 out of 3 polling per bit.

## UART Mode: TX Only


This mode implements only the transmitter portion of the UART. There is a single clock needed in this mode which defines the baud-rate for the transmitter. The clock frequency is 8x or 16x the baud-rate of the transmitter.

## UART Flow Control: None, Hardware

Flow control on the UART provides separate rx and tx status indication lines CTS and RTS to the existing bus. When hardware flow control is enabled the RTS and CTS lines are available between this UART and another UART. RTS means Request to Send and is set by the receiver on the other UART in the system saying that it is OK to send data on the bus. CTS which means Clear To Send is an output of this UART telling the other device on the UART that I am able to receive data. Either of these bits is valid only before a transmission is started. If the signal is set or cleared after a transfer is started the transfer will complete as expected and the affect will only be on the next transfer.

## 2 out of 3 Voting

When enabled, this parameter requires additional resources to implement a 3-bit counter based on the RX input for three oversampling clock cycles. The following diagram shows the implementation of 8-bit and 16-bit oversampling, with and without 2 out of 3 voting.



The falling edge detection is implemented to recognize the Stat bit. At least one clock RX line should remain low after at least one high level is detected. After this detection, the counter starts to reverse counting from the half bit length to 0, and the receiver switches to CHECK\_START state. When the counter comes to 0 RX line verified on low level, the success receiver goes to GET\_DATA state, otherwise it returns to the IDLE state. The start bit detection sequence is the same for oversampling 16x or 8x.

In the case of no voting, the RX input is simply sampled on the 5th clock edge after the detection of the start bit, and continues every 8th positive clock edge after that. In the case of 2 out of 3 voting, the RX input is fed into a counter which is enabled on the 4-6 counter cycles. This counter will count the number of 1s seen on the RX input. If the counter value is 2 or greater, the

**PRELIMINARY**





output of this counter will be a 1, which will be sampled into the datapath as the RX value on the 7th clock edge.


When an oversampling rate 16x is enabled, the RX input is sampled on the 9th clock edge without voting. Counts sampled values on the 8-10 counter cycles with 2 out of 3 voting mode.

## Block Diagram and Configuration

The UART is only available as a UDB configuration of blocks. The API is described above and the registers are described here to define the overall implementation of the UART.

The implementation is described in the following block diagram.

**Figure 1 UDB Implementation**



## Registers

### RX and TX Status

The status registers (RX and TX have independent status registers) are read-only registers that contain the various status bits defined for the UART. The value of these registers is available with the `UART_ReadRxStatus()` and `UART_ReadTxStatus()` function calls.

The interrupt output signals (`tx_interrupt` and `rx_interrupt`) are generated from an ORing of the masked bit-fields within each register. You can set the masks using the `UART_SetRxInterruptMode()` and `UART_SetTxInterruptMode()` function calls. Upon receiving an interrupt you can retrieve the interrupt source by reading the respective Status register with the `UART_GetRxInterruptSource()` and `UART_GetTxInterruptSource()` function calls. The Status

registers are clear on read so the interrupt source is held until one of the UART\_ReadRxStatus() or UART\_ReadTxStatus() functions is called. All operations on the status register must use the following defines for the bit-fields as these bit-fields may be moved around within the status register at build time.

There are several bit-fields masks defined for the status registers. Any of these bit-fields may be included as an interrupt source. The #defines are available in the generated header file (.h).

The status data is registered at the input clock edge of the UART giving all bits configured as Mode=1 the timing resolution of 8x the baud rate. Several of these bits are sticky (Mode = 1) and are cleared on a read of the status register, they are assigned as clear on read for use as an interrupt output of the UART. All other bits configured as transparent (Mode = 0) and represent the data directly from the inputs of the status register, they are not sticky and therefore not clear on read.

All bits configured as Mode=1 are indicated with an asterisk (\*) in the following defines:

### **RX Status Register**

- UART\_RX\_STS\_MRKSPC \* – Status of the mark/space parity bit. This bit indicates whether a mark or space was seen in the parity bit location of the transfer. It is only implemented if the address mode is set to use hardware addressing.
- UART\_RX\_STS\_BREAK \* – Indicates that a break signal was detected in the transfer.
- UART\_RX\_STS\_PAR\_ERROR \* – Indicates that a parity error was detected in the transfer.
- UART\_RX\_STS\_STOP\_ERROR \* – This bit indicates framing error. The framing error is caused when the UART hardware sees the logic "0" where the stop bit should be (logic "1").
- UART\_RX\_STS\_OVERRUN \* – Indicates that the receive FIFO buffer has been overrun.
- UART\_RX\_STS\_FIFO\_NOTEMPTY – Indicates whether or not the Receive FIFO is Not empty.
- UART\_RX\_STS\_ADDR\_MATCH \* – Indicates that the address byte received matches one of the two addresses available for hardware address detection.

### **TX Status Register**

- UART\_TX\_STS\_FIFO\_FULL – Indicates that the transmit FIFO is full. This should not be confused with the transmit buffer implemented in memory as the status of that buffer is not indicated in hardware, it must be checked in firmware.
- UART\_TX\_STS\_FIFO\_NOT\_FULL – Indicates that the transmit FIFO is not full.
- UART\_TX\_STS\_FIFO\_EMPTY – Indicates that the transmit FIFO is empty.
- UART\_TX\_STS\_COMPLETE \* – Indicates that the last byte has been transmitted from FIFO.

**PRELIMINARY**



## Control

The Control register allows you to control the general operation of the UART. This register is written with the `UART_WriteControlRegister()` function call and read with the `UART_ReadControlRegister()`. Control register is not used if simple UART options are selected in customizer, for more details see Recourses paragraph. When reading or writing the control register you must use the bit-field definitions as defined in the header (.h) file. The #defines for the control register are as follows:

### UART\_HD\_SEND

Used for dynamically reconfiguration RX or TX operation in Half Duplex mode. This bit is enabled by the `UART_LoadTxConfig()` function and cleared by the `UART_LoadRxConfig()` function.

### UART\_HD\_SEND\_BREAK

This bit is written by the `UART_SendBreak()` function. `UART_HD_SEND` bit should be enabled to send Break signal.

### UART\_CTRL\_MARK

Used to control the Mark/Space parity operation of the transmit byte. When set this bit indicates that the next byte transmitted will include a 1 (Mark) in the parity bit location and that all subsequent bytes will not until this bit is cleared and re-set by firmware.

### UART\_CTRL\_PARITYTYPE\_MASK

The parity type control is a 2-bit field used to define the parity operation for the next transfer. This bit-field will be 2 consecutive bits in the control register and all operations on this bit-field must use the #defines associated with the Parity types available. These are:

- `UART__B_UART__NONE_REVB`
- `UART__B_UART__EVEN_REVB`
- `UART__B_UART__ODD_REVB`
- `UART__B_UART__MARK_SPACE_REVB`

This bit-field is configured at initialization with the parity type defined in the "Parity Type" parameter and may be modified with the `WriteControlRegister()` API call.

### UART\_CTRL\_RXADDR\_MODE\_MASK

The RX address mode control is a 3-bit field used to define the expected hardware addressing operation for the UART receiver. This bit-field will be 3 consecutive bits in the control register



**PRELIMINARY**

and all operations on this bit-field must use the #defines associated with the compare modes available. These are:

- `UART__B_UART__AM_SW_BYTE_BYTE`
- `UART__B_UART__AM_SW_DETECT_TO_BUFFER`
- `UART__B_UART__AM_HW_BYTE_BY_BYTE`
- `UART__B_UART__AM_HW_DETECT_TO_BUFFER`
- `UART__B_UART__AM_NONE`

This bit-field is configured at initialization with the "AddressMode" parameter and may be modified with the `WriteControlRegister()` API call.

## TX Data (8-bits)

The TX data register contains the transmit data value to send. This is implemented as a FIFO in the UART. There is a software state machine to control data from the transmit memory buffer to handle much larger portions of data to be sent. All API dealing with the transmitting of data must go through this register to place the data onto the bus. If there is data in this register and flow control indicates that data can be sent, then the data will be transmitted on the bus. As soon as this register (FIFO) is empty no more data will be transmitted on the bus until it is added to the FIFO. DMA may be setup to fill this FIFO when empty using the TX data register address defined in the header file.

## RX Data

The RX data register contains the received data. This is implemented as a FIFO in the UART. There is a software state machine to control data movement from this receive FIFO into the memory buffer. Typically the RX interrupt will indicate that data has been received at which time that data has several routes to the firmware. DMA may be setup from this register to the memory array when not empty using the RX data register address defined in the header file.

## Conditional Compilation Information

The UART API requires several conditional compile definitions to handle the multiple configurations it must support. It is required that the API conditionally compile on the RX and TX implementation chosen, the interrupts enabled and the Hardware addressing functionality chosen. The conditions defined are based on the parameters `RXEnable`, `TXEnable`, `RXIntInterruptEnabled`, `TXIntInterruptEnabled`, `InternalClock` and `RXAddressMode`. The API should never use these parameters directly but should use the the following defines:

- `UART_RX_Enabled` – This defines whether the RX portion of the UART has been chosen in the implementation.

**PRELIMINARY**



- **UART\_TX\_Enabled** – This defines whether the TX portion of the UART has been chosen in the implementation.
- **UART\_HD\_Enabled** – This defines whether the Half Duplex portion of the UART has been chosen in the implementation.
- **UART\_RX\_IntInterruptEnabled** – This defines whether the RX internal interrupt and ISR has been chosen in the implementation. If not chosen then the user must implement an external interrupt and the corresponding ISR to use interrupt driven transfers.
- **UART\_TX\_IntInterruptEnabled** – This defines whether the TX internal interrupt and ISR has been chosen in the implementation. If not chosen then the user must implement an external interrupt and the corresponding ISR to use interrupt driven transfers.
- **UART\_InternalClockUsed** – This defines whether the user has chosen to use the internal clock and define the baud-rate or has chosen to provide an external clock and calculate the baud-rate at 1/8<sup>th</sup> or 1/16<sup>th</sup> of that input clock.
- **UART\_RXHW\_Address\_Enabled** – This defines whether the RX hardware addressing has been chosen and will be implemented in the hardware. This is available to limit resource usage if no hardware address detection is, or will be required in your design.

## Constants

There are several constants defined for the status and control registers as well as some of the enumerated types. Most of these are described above for the Control and Status Register. However there are more constants needed in the header file to make all of this happen. Each of the register definitions requires either a pointer into the register data or a register address. Because of multiple Endianness` of the compilers it is required that the `CY_GET_REGX` and `CY_SET_REGX` macros are used for register accesses greater than 8 bits. These macros require the use of the `_PTR` definition for each of the registers.

It is also required that the control and status register bits be allowed to be placed and routed by the fitter engine in that we must have constants that define the placement of the bits. For each of the status and control register bits there is an associated `_SHIFT` value which defines the bit's offset within the register. These are used in the header file to define the final bit mask as an `_MASK` definition (The `_MASK` extension is only added to bit-fields greater than a single bit, all single bit values drop the `_MASK` extension).

## References

Not applicable



**PRELIMINARY**

## DC and AC Electrical Characteristics

The following values are indicative of expected performance and based on initial characterization data.

### 5.0V/3.3V DC and AC Electrical Characteristics

Parameter	Typical	Min	Max	Units	Conditions and Notes
Input					
Input Voltage Range	---		Vss to Vdd	V	
Input Capacitance	---		---	pF	
Input Impedance	---		---	$\Omega$	
Maximum Clock Rate	---		67	MHz	

## Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.50.b	Minor datasheet edit.	
1.50.a	Minor datasheet edit.	
1.50	Added Sleep/Wakeup and Init/Enable APIs.	To support low power modes, as well as to provide common interfaces to separate control of initialization and enabling of most components.
	Break signal has length selection (11-14bits) and added parameter to SendBreak function.	It is not specified break signal length for UART, therefore 11 to 14 bits selection is provided.
	Added 16x oversampling mode.	16x oversample mode reduces jitter effect on error at higher speeds.
	Software option removed from <b>Parity Type</b> selection, <b>API control enabled</b> check box has been added instead.	Allowed way to select default value when needed parity API control.

**PRELIMINARY**



© Cypress Semiconductor Corporation, 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.



**PRELIMINARY**