

## **Features**


- 8-, 16-, 24-bit address bus width
- 8-, 16-bit data bus width
- Supports external synchronous memory
- Supports external asynchronous memory
- Supports custom interface for memory
- Supports a range of speeds of external memories (from 5 to 200 ns)
- Supports external memory power-down, sleep, and wakeup modes

## **General Description**

The EMIF Component enables access by the CPU or DMA to memory ICs external to the PSoC 3/PSoC 5LP. It facilitates setup of the EMIF hardware, as well as UDBs and GPIOs as required. The EMIF can control synchronous and asynchronous memories without the need to configure any UDBs in synchronous and asynchronous modes. In UDB mode, UDBs must be configured to generate external memory control signals.


## When to Use an EMIF

The EMIF is used to expand available memory space. This allows for expanded data storage in off-chip memory devices. External memory ICs connected to a PSoC are typically intended to hold large arrays of data, such as text, audio, or video content. Other expected applications include data logging and use as a buffer for external LCD pixel data.



# **Schematic Macro Information**

By default, the PSoC Creator Component Catalog contains schematic macro implementations for the EMIF Component. These macros contain already connected output pins. Schematic macros are available both for asynchronous External Memory Interface and synchronous External Memory Interface.



# **Input/Output Connections**

This section describes the various input and output connections for the EMIF. An asterisk (\*) in the list of I/Os states that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

## udb\_ready - Input\*

Signal from external logic, indicating to PHUB that the AHB bus transaction is complete (active high). This input is visible when the **External Memory Type** parameter is set to **Custom**.

### xmem\_wr - Output\*

Generic write signal to custom interface (active high). Signal from external logic, indicating to PHUB that the AHB bus transaction is complete (active high). This output is visible when the **External Memory Type** parameter is set to **Custom**.

### xmem\_rd - Output\*

Generic read signal to custom interface (active high). This output is visible when the **External Memory Type** parameter is set to **Custom**.



#### cen – Output\*

Chip enable to external memory (active low). This output is visible when the **External Memory Type** parameter is set to **Synchronous** or **Asynchronous**.

#### wen - Output\*

Write enable to external memory (active low). This output is visible when the **External Memory Type** parameter is set to **Synchronous** or **Asynchronous**.

#### oen – Output\*

Output enable to external memory (active low). This output is visible when the **External Memory Type** parameter is set to **Synchronous** or **Asynchronous**.

#### mem\_clk - Output\*

Clock to external synchronous memory. This output is visible when the **External Memory Type** parameter is set to **Synchronous**.

#### adscn – Output\*

Address strobe to external synchronous memory (active low). This output is visible when the **External Memory Type** parameter is set to **Synchronous**.

#### mem\_sleep – Output\*

Sleep signal to external synchronous memory sleep pin (active high). This output is visible when the **External Memory Type** parameter is set to **Synchronous**.



# **Component Parameters**

Drag an EMIF onto your design and double click it to open the **Configure** dialog.

Configure 'EMIF'		? 💌
Name: EMIF_2		
General Built-in		4 ۵
External Memory Type		
	synchronous External Memory Interface (3 external contri	ol
Synchronous Si	gnals)	
Custom		
Address Width (bits)	Data Width (bits)	
24 ① 16 ② 8	16	
External Memory Speed (ns): 3	0 🚔 Bus Clock Frequency: 24 MHz	
Memory Transactions		
Write Cycle Length: 166.7 ns (4	Cycles) Signal wen Pulse Width (Twel): 41.7	ns
Read Cycle Length: 166.7 ns (4)	Cycles) Signal oen Pulse Width (Toel): 125 r	ns
Datasheet	OK Apply Can	cel

The EMIF provides the following parameters:

## **External Memory Type**

Determines external memory type. The default will be different for each of the implementations.

## Address Width (bits)

Determines the number of bits in the address bus for external memory. The default address bus width is **24 bits**.

## Data Width (bits)

Determines the number of bits in the data bus for external memory. The default data bus width is **16 bits**.

## **External Memory Speed (ns)**

Determines external memory speed in ns. The default external memory speed is 30 ns.

## **Bus Clock Frequency**

Shows the selected Bus Clock frequency in megahertz.



## **Memory Transactions**

- Write Cycle Length Shows the write cycle length in nanoseconds. The Bus Clock frequency cycles are shown in parentheses.
- Read Cycle Length Shows the read cycle length in the nanoseconds. The Bus Clock frequency cycles are shown in parentheses.
- Signal wen Pulse Width (Twel) Shows the Twel parameter (write enable signal pulse width) in nanoseconds. See the DC and AC Electrical Characteristics section for details.
- **Signal oen Pulse Width (Toel)** Shows the Toel parameter (write enable signal pulse width) in nanoseconds. See the DC and AC Electrical Characteristics section for details.

# **Application Programming Interface**

Application Programming Interface (API) routines allow you to configure the Component using software. The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name "EMIF\_1" to the first instance of a Component in a given design. You can rename it to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is "EMIF."

Function	Description
EMIF_Start()	Calls EMIF_Init() and EMIF_Enable().
EMIF_Stop()	Disables the EMIF block.
EMIF_Init()	Initializes or restores the EMIF configuration to the current customizer state
EMIF_Enable()	Enables the EMIF hardware block, associated I/O ports and pins
EMIF_ExtMemSleep()	Sets the external memory sleep signal high; note that depending on the type of external memory IC used, the signal may need to be inverted
EMIF_ExtMemWakeup()	Sets the external memory sleep signal low; note that depending on the type of external memory IC used, the signal may need to be inverted
EMIF_SaveConfig()	Saves the user configuration of the EMIF nonretention registers. This routine is called by EMIF_Sleep() to save the Component configuration before entering sleep
EMIF_Sleep()	Stops the EMIF operation and saves the user configuration along with the enable state of the EMIF

## Functions



Function	Description
EMIF_RestoreConfig()	Restores the user configuration of the EMIF nonretention registers. This routine is called by EMIF_Wakeup() to restore the Component configuration when exiting sleep
EMIF_Wakeup()	Restores the user configuration and restores the enable state

#### void EMIF\_Start(void)

**Description:** This is the preferred method to begin Component operation. EMIF\_Start() calls the EMIF\_Init() function, and then calls the EMIF\_Enable() function.

#### void EMIF\_Stop(void)

 Description:
 Disables the EMIF block.

 Note
 Use CyPins\_SetPinDriveMode function to change EMIF pins state to High-Z.

#### void EMIF\_Init(void)

**Description:** Initializes or restores the Component according to the customizer Configure dialog settings. It is not necessary to call EMIF\_Init() because the EMIF\_Start() routine calls this function and is the preferred method to begin Component operation.

#### void EMIF\_Enable(void)

**Description:** Activates the hardware and begins Component operation. It is not necessary to call EMIF\_Enable() because the EMIF\_Start() routine calls this function, which is the preferred method to begin Component operation.

#### void EMIF\_ExtMemSleep(void)

**Description:** Sets the 'mem\_pd' bit in the EMIF\_PWR\_DWN register. This sets the external memory sleep signal high. Depending on the type of external memory IC used, the signal may need to be inverted.

#### void EMIF\_ExtMemWakeup(void)

**Description:** Resets the 'mem\_pd' bit in the EMIF\_PWR\_DWN register. This sets the external memory sleep signal low. Depending on the type of external memory IC used, the signal may need to be inverted



#### void EMIF\_SaveConfig(void)

**Description:** This function saves the Component configuration. This will save nonretention registers. This function will also save the current Component parameter values, as defined in the Configure dialog or as modified by appropriate APIs. This function is called by the EMIF\_Sleep() function.

#### void EMIF\_Sleep(void)

**Description:** This is the preferred routine to prepare the Component for sleep. The EMIF\_Sleep() routine saves the current Component state. Then it calls the EMIF\_Stop() function and calls EMIF\_SaveConfig() to save the hardware configuration.

Call the EMIF\_Sleep() function before calling the CyPmSleep() or the CyPmHibernate() function. Refer to the PSoC Creator *System Reference Guide* for more information about power management functions.

#### void EMIF\_RestoreConfig(void)

- **Description:** This function restores the Component configuration. This will restore nonretention registers. This function will also restore the Component parameter values to what they were prior to calling the EMIF\_Sleep() function.
- **Side Effects:** Calling this function without first calling the EMIF\_Sleep() or EMIF\_SaveConfig() function may produce unexpected behavior.

#### void EMIF\_Wakeup(void)

- **Description:** This is the preferred routine to restore the Component to the state when EMIF\_Sleep() was called. The EMIF\_Wakeup() function calls the EMIF\_RestoreConfig() function to restore the configuration. If the Component was enabled before the EMIF\_Sleep() function was called, the EMIF\_Wakeup() function will also re-enable the Component.
- **Side Effects:** Calling the EMIF\_Wakeup() function without first calling the EMIF\_Sleep() or EMIF\_SaveConfig() function may produce unexpected behavior.

### Defines

**CYDEV\_EXTMEM\_BASE –** Convenience macro for locating parameters in external memory.

The address space for the EMIF is outside of the lower 64K address space. In order to access the EMIF you need to use the extended range macros CY\_GET\_XTND\_REG8() and CY\_SET\_XTND\_REG8(). Refer to the System Reference Guide for more details on these macros.



## External memory interface

#### **16-Bit Memories:**

- DMA Transfers: For DMA transfers to/from 16 bit external memory, the BURSTCNT (Burst Count) channel configurations of odd values are not supported. This is because 8 bit transfers are not supported on 16 bit interface.
- CPU Transfers: Since PSoC 3 is 8-bit processor, we cannot access 16 bit memory from CPU. PSoC 5LP CPU is 32-bit processor. It can access 16 bit memories. The constraint here is, it should not initiate 8 bit transfers to 16 bit memories.

#### 8-Bit Memories:

- DMA Transfers: For DMA transfers to/from 8 bit external memory, irrespective of XFRCNT (Transfer Count), the BURSTCNT (Burst Count) should always be 1.
- CPU Transfers: Since PSoC 3 is 8 bit processor, there are no constraints here.


PSoC 5LP should only initiate 8 bit requests for 8 bit memories.

#### External memory interface Address Map

#### **PSoC 3 EMIF XDATA Data Address Map**

Address Range: 0x800000 – 0xFFFFF

#### PSoC 5LP EMIF Memory Address Map



## Sample Firmware Source Code

PSoC Creator provides numerous code examples that include schematics and example code in the Find Code Example dialog. For Component-specific examples, open the dialog from the Component Catalog or an instance of the Component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the "Find Code Example" topic in the PSoC Creator Help for more information.



## **MISRA** Compliance

This section describes the MISRA-C:2004 compliance and deviations for the Component. There are two types of deviations defined: project deviations – deviations that are applicable for all PSoC Creator Components and specific deviations – deviations that are applicable only for this Component. This section provides information on Component specific deviations. The project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment.

The EMIF Component does not have any specific deviations.

## **API Memory Usage**

The Component memory usage varies significantly, depending on the compiler, device, number of APIs used and Component configuration. The following table provides the memory usage for all APIs available in the given Component configuration.

The measurements have been done with the associated compiler configured in Release mode with optimization set for Size. For a specific design the map file generated by the compiler can be analyzed to determine the memory usage.

	PSoC 3 (K	ceil_PK51)	PSoC 5L	.P (GCC)
Configuration	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes
Asynchronous	168	2	204	5
Synchronous	185	2	236	5
Custom	154	2	188	5

# **Functional Description**

This Component, and PSoC Creator in general, does not provide any direct support for locating code, variables, structures, or arrays in external memory. However, there is nothing in either this Component or in PSoC Creator that prevents an advanced user from creating or modifying source code, a linker script, or any other source file, for that purpose.

Initialized variables should not be placed in external memory. Do not locate code, variables, structures, and arrays auto-generated by PSoC Creator in external memory.

The PSoC EMIF hardware and associated GPIO ports support up to a 24-bit address bus, and an 8-bit or 16-bit data bus.


External memories require up to six GPIO ports to connect address, data, and control lines: one to three ports for address, one to two for data, and one for control. For address and data, the entire port must be selected. Unused pins in the control port are still available as GPIOs.



When an EMIF Component is placed onto the project schematic, it is important that I/O port designations be set for address and data. Designation of address and data ports is not done on the symbol or schematic; instead, it is done in the Pins tab of the Design-Wide Resources window. Control signals are shown on the Component symbol as terminals; the terminals should be routed to Pin Components in the usual manner.

There are three EMIF types – asynchronous, synchronous, or (rarely used) custom. The type selected determines the size of the symbol, the number of terminals in the symbol, and some of the text in the symbol. The custom version of the Component is the only one with an input terminal, udb\_ready. It is expected that the xmem\_wr and xmem\_rd signals will be tied to UDB-based logic which will both generate appropriate control signals to the external IC, and provide a feedback signal back to the PHUB via the udb\_ready terminal. It is up to you to determine appropriate timing for custom mode signals.

The following diagram shows timing for Custom mode.




## Resources

The External Memory Interface (EMIF) is a dedicated piece of hardware in the PSoC 3 and PSoC 5LP that is used in conjunction with UDBs to allow connection to external memory devices.



# **DC and AC Electrical Characteristics**

Specifications are valid for  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$  and  $T_J \le 100 \text{ °C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.





#### Asynchronous Write and Read Timing Specifications <sup>[1]</sup>

Parameter	Description	Min	Тур	Мах	Units	Conditions
Fbus_clock	Bus clock frequency <sup>[2]</sup>	—	Ι	33	MHz	
Tbus_clock	Bus clock period [3]	30.3	_	-	ns	
Twr_Setup	etup Time from EM_data valid to rising edge of EM_WE and EM_CE		_	Ι	ns	

<sup>&</sup>lt;sup>3</sup> EMIF output signals are generally synchronized to bus clock, so EMIF signal timings are dependent on bus clock frequency.




<sup>&</sup>lt;sup>1</sup> Based on device characterization (Not production tested).

<sup>&</sup>lt;sup>2</sup> EMIF signal timings are limited by GPIO frequency limitations. See "GPIO" specifications for the selected device.

Parameter	rameter Description		Тур	Мах	Units	Conditions
Trd_setup	Time that EM_data must be valid before rising edge of EM_OE	5	-	-	ns	
Trd_hold	Time that EM_data must be valid after rising edge of EM_OE	5	-	-	ns	

Figure 2. Synchronous Write and Read Cycle Timing, No Wait States <sup>[1]</sup>



## Synchronous Write and Read Timing Specifications <sup>[1]</sup>

Parameter	Description	Min	Тур	Мах	Units	Conditions
Fbus_clock	Bus clock frequency <sup>[2]</sup>	-	-	33	MHz	
Tbus_clock	Bus clock period [3]	30.3	-	-	ns	



Parameter	Description	Min	Тур	Max	Units	Conditions
Twr_Setup	Time from EM_data valid to rising edge of EM_WE and EM_CE	Tbus_clock – 10	-	-	ns	
Trd_setup	Time that EM_data must be valid before rising edge of EM_OE	5	-	-	ns	
Trd_hold	rd_hold Time that EM_data must be valid after rising edge of EM_OE		-	-	ns	

# **Component Errata**

This section lists known problems with the Component.

Cypress ID	Component Version	Problem	Workaround
191257	1.30	This Component was modified without a version number change in PSoC Creator 3.0 SP1. For further information, see Knowledge Base Article KBA94159 (www.cypress.com/go/kba94159).	No workaround is necessary. There is no impact to designs.

# **Component Changes**

Version	Description of Changes	Reason for Changes / Impact
1.30.d	Updated datasheet	Updated description of EMIF_Stop function.
1.30.c	Updated datasheet	Corrected PSoC 5LP EMIF Memory Address Map. Updated DC and AC Electrical Characteristics.
1.30.b	Edited datasheet to add Component Errata section.	Document that the Component was changed, but there is no impact to designs.
1.30.a	Updated Functional description section.	
	Added diagram for Custom mode.	
	Removed PSoC 5 references.	PSoC 5 replaced by PSoC 5LP.
1.30	Added MISRA Compliance section.	The Component does not have any specific deviations.
1.20	Added update for PSoC 3/PSoC 5.	
1.10 b	Updated EMIF data sheet with EMIF memory map info	
1.10	Added PSoC 5LP support	



© Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress performing the use provided in source code form, to modify and reproduce the Software oldy for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware production, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application node of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical Components in systems designed or intended for the operation of weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ('Unintended Uses'). A critical Component is any Component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

