


D Flip Flop w/ Enable

1.0

Features

- Enable input allows d input to be selectively captured.
- Configurable width for array of D Flip Flops with a single enable.



General Description

The D Flip Flop w/ Enable selectively captures a digital value.

When to Use a D Flip Flop w/ Enable

Use the D Flip Flop w/ Enable to implement sequential logic.

Input/Output Connections

This section describes the various input and output connections for the D Flip Flop w/ Enable.

d - Input

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

en - Input

This input determines whether the current value on the d input will be stored and propagated to the output.

clock - Input


The clock signal determines when the output will change. The output changes when a rising edge of the clock is detected.

q - Output

The stored value.

Component Parameters

Drag a D Flip Flop w/ Enable onto your design and double-click it to open the **Configure** dialog.



The D Flip Flop w/ Enable provides the following parameters.

ArrayWidth

You can create an array of D Flip Flops with a single Enable, which is useful if the input or output is a bus. This parameter defines the bus width of the d and q terminals. The value must be between 1 and 32. The default is 1.

Functional Description

The D Flip Flop w/ Enable is implemented in PLD macrocells. All macrocell flip-flops are initialized to a 0 value at power up and after any reset of the device. The enable functionality is implemented in product terms in the PLD using the following logical equation:

 $Q = En ? D : Q_{PRFV}$

Table 1. 1-ArrayWidth D Flip Flop w/ Enable Truth Table

Q _{PREV}	Enable	D	Q
0	0	Х	0
1	0	Х	1
Х	1	0	0
Х	1	1	1

A letter 'X' in the truth table indicates that the input does not affect the output.



Page 2 of 4 Document Number: 001-84897 Rev. *B

Resources

The D Flip Flop w/ Enable uses one macrocell. If the ArrayWidth parameter is greater than 1, the D Flip Flop w/ Enable uses a number of macrocells equal to ArrayWidth. All D Flip Flop w/ Enable components in the same PLD must have the same clock signal for clocking.

MISRA Compliance

This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined: project deviations – deviations that are applicable for all PSoC Creator components and specific deviations – deviations that are applicable only for this component. This section provides information on component specific deviations. Non PSoC 6 project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment. For PSoC 6, refer to PSoC Creator Help > Building a PSoC Creator Project > Generated Files (PSoC 6) for information on MISRA compliance and deviations for files generated by PSoC Creator.

The D Flip Flop w/ Enable component does not have any C source code APIs.

DC and AC Electrical Characteristics

The D Flip Flop w/ Enable component supports the maximum device frequency.

Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.0.b	Updated MISRA section. Added PSoC 6 support.	
1.0.a	Minor datasheet edits.	
1.0	First version of this component.	



D Flip Flop w/ Enable

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ones not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software is solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, ummodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICLAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.



Page 4 of 4 Document Number: 001-84897 Rev. *B