

Analog Voltage Reference (Vref)

1.70

Features

Bandgap Reference **Vref** ☐

- Precision voltage reference for analog blocks
- Routable bandgap generated voltage references

General Description

The Analog Voltage Reference (Vref) Component allows you to provide a stable precision reference voltage for the analog resources in your design. Each Component instance represents a physical analog reference source in the PSoC MCU. Depending on the allowed routing options available for your intended analog peripheral, you may choose from a list of supported reference voltages.

Notes

- The on-chip voltage reference is not intended to source or sink current. If the intended usage is to drive a signal, then buffer the Vref signal with an Opamp Component.
- Every Vref is associated with an analog resource. To enable a Vref, the associated resource must be enabled. All Vrefs default their **AutoEnable** parameter to **true**. Since auto-enable Vrefs automatically enable the associated analog resource, all Vrefs are automatically enabled by default.

When to Use a Vref

Use Vref Components for threshold detectors, reference inputs to analog-to-digital converters, comparators, and programmable gain amplifiers. They can also be used whenever you need a known voltage.


Input/Output Connections

The Vref Component has a single output terminal that provides access to the selected voltage reference.

Component Parameters

Drag a Vref onto your design and double click it to open the **Configure** dialog.

Basic Tab




Vref Name

Defines the Vref source:

- Bandgap Reference (**Default**) – Produced using the bandgap generator. Options for this reference are the following:
 - System (0.80 V) – routes the VREF from SRSS
 - Local (1.20 V) – routes the locally generated bandgap reference
 - External Pin (P9[7]) – routes the reference from the external VREF pin

Note The above options are available in drop-down list for the “Bandgap Value” option in the PSoC Creator System Editor.

Advanced Tab



AutoEnable

When **AutoEnable** is set to **true (Default)**, Vref is enabled automatically when the device is initialized and the static analog routes are established.

If the intended use of the Vref Component is to connect to a non-dedicated block, then it is necessary for the dedicated block for that voltage reference to be consumed and powered in order to power the voltage reference.

Notes

- Vref Components that require **AutoEnable** set to **true** have reduced routing capability because specific analog routing resources are required to supply the auto-enable Vref.
- If **AutoEnable** is set to **false**, then you will need to enable the associated analog peripheral (e.g., comparator, DAC, etc.) to be able to use that particular Vref source. Refer to the PSoC Creator Analog Editor to view the analog routing in your design.

Functional Description

The Vref Component provides an analog voltage reference in your design by using one of the available voltage references. Connection to this particular voltage reference is through a single terminal. Depending on the source and available routing, the Vref Component may be shared among several Components.

Placement

For a design project, the list of available voltage references is determined by what is available from the selected family or device. Refer to the PSoC Creator Analog Editor to see the resource usage and analog routing in your design.

Note If using the Vref Component in a library project, make the implementation device specific to be able to see the available reference sources.

Note If your design requires routing the voltage reference to destinations that are not meant for the dedicated analog block terminal, then additional resources may be used / needed.

Component Changes

This section lists the major changes in the Component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.70	Added support for PSoC 6 devices.	Previous versions of the Component were not applicable to PSoC 6.

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

