

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers


Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

8-Bit Current Digital to Analog Converter (IDAC8)

2.0

Features

- Three ranges: 2040 μ A, 255 μ A, and 31.875 μ A
- Current sink or source selectable
- Software- or clock-driven output strobe
- Data source may be CPU, DMA, or Digital components




General Description

The IDAC8 component is an 8-bit current output DAC (Digital to Analog Converter). The output can source or sink current in three ranges. The IDAC8 can be controlled by hardware, software, or by a combination of both hardware and software.

Input/Output Connections

This section describes the various input and output connections for the IDAC8. An asterisk (*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.



Iout – Analog

The Iout terminal, the terminal on the right side of the symbol, is the connection to the DAC's current source/sink. It can be routed to any analog-compatible pin on the device. When the highest current range is selected (2040 μ A) the output should only be routed to a specific set of pins that provide a direct low resistive path. These port pins are P0[6], P0[7], P3[0], or P3[1].

data[7:0] – Input *

This 8-bit-wide data signal connects the IDAC8 directly to the DAC bus. The DAC bus may be driven by Digital components or control registers, or routed directly from GPIO pins. Enable this input by setting the **Data Source** parameter to **DAC Bus**. If you select the **CPU or DMA** option instead, the bus connection disappears from the component symbol.

Note There is only one DAC Bus that must be shared between all DACs.

Use the data[7:0] input when hardware can set the proper value without CPU intervention. When using this option, the **Strobe Mode** should be enabled as well.

For many applications this input is not required, but instead the CPU or DMA will write a value directly to the data register. In firmware, the IDAC8_SetValue() function can be used or directly a value can be written to the IDAC8_1_Data register (assuming an instance name of "IDAC8_1").

en – Input*

The en input is an optional signal input pin. This pin can be controlled by Digital components or control register. Connecting this pin to logic '1' (ON), switches on the current to flow through the output terminal. Connecting to logic '0' (OFF), switches off the current at the output terminal. If the **Hardware Enable** check box is selected, this pin will be visible and must be connected to either logic '1' or logic '0'.

Note: When the "en" terminal is not present, the component enable is controlled in software with Start() and Stop() APIs.

strobe – Input *

The strobe input is an optional signal input and is selected with the **Strobe Mode** parameter. If **Strobe Mode** is set to **External**, the pin is visible and must be connected to a valid digital source. In this mode, the VDAC8 data register is sampled on the rising edge of the strobe signal, and then transferred to the DAC output on the next falling edge of the strobe signal. The DAC output starts to slew and settle from the falling edge of the strobe signal.

If this parameter is set to **Register Write** the pin disappears from the symbol and any write to the data registers is immediately transferred to the DAC.

For audio or periodic sampling applications, the same clock used to clock the data into the DAC can also be used to generate an interrupt. In this case, each rising edge of the clock transfers data to the DAC and causes an interrupt to get the next value loaded into the DAC register.

ipolarity – Input*


The ipolarity input is an optional signal input pin. This pin can be controlled by Digital components or control register. This is used to control the direction of the current, either source or sink to its load. When this pin is connected to logic '0' (source), the output of the DAC sources current to a load that is connected to V_{SS} or other voltage that is at least 1.0 V below V_{DDA}. If the

pin is connected to logic '1' (sink), it supplies current to a load that is connected to V_{DD} or other voltage at least 1.0 V above V_{SS} .

Note When using the ipolarity input to change the IDAC8 polarity, either the Source or Sink mode will no longer be calibrated and could have errors in excess of 25%.

Component Parameters

Drag an IDAC8 component onto your design and double click it to open the **Configure** dialog.



The IDAC8 component provides the following parameters.

Polarity

The **Polarity** parameter allows to select whether the IDAC8 sinks or sources current to its load. When the **Positive (Source)** option is selected, the output of the DAC sources current to a load that is connected to V_{SS} or other voltage that is at least 1.0 V below V_{DDA} . In the **Negative (Sink)** mode, it supplies current to a load that is connected to V_{DD} or other voltage at least 1.0 V above V_{SS} . Depending on which polarity is selected, the symbol shows the direction of the current.

The **Hardware Controlled** option in the **Polarity** parameter is used to control the direction of the current, either **Source** or **Sink** from Digital components. Logic '0' (source) as input specifies the current direction as **Source**. Logic '1' (sink) as input specifies it as current **Sink**. When

Hardware Controlled option is selected, the “ipolarity” pin will be visible as an input and must be connected with logic ‘0’ or ‘1’.

Note The default Polarity of IDAC8 is sink mode and the DAC is trimmed for this mode.

If Polarity is changed using the Hardware Control, the DAC trim is not changed and the DAC is no longer trimmed for the new Polarity after the hardware switch.

Range

This parameter allows to set one of the three current ranges as the default value. The range may be changed at any time during run time with the IDAC8_SetRange() function. If the highest current range, **0 – 2040 uA**, is selected, then the output should be routed to one of the special pins that provide a low resistive path. These pins are P0[6], P0[7], P3[0], and P3[1].

Range	Lowest Value	Highest Value	Step Size
0 – 31.875 uA	0.0 uA	31.875 uA	0.125 uA
0 – 255 uA	0.0 uA	255 uA	1 uA
0 – 2040 uA	0.0 uA	2040 uA	8 uA

Value

This is the initial value the IDAC8 presents after the IDAC8_Start() command is executed. The IDAC8_SetValue() function or a direct write to the DAC register overrides the default value at any time. Legal values are between 0 and FF, inclusive. The **uA** field represents IDAC8 source and sink current in microamps. **8 bit Hex** represents IDAC8 input data value in hexadecimal format.

Data Source

This parameter selects the source of the data to be written into the DAC register. If the CPU (firmware) or the DMA writes data to the IDAC8, then select **CPU or DMA (Data Bus)**. If data is written directly from the control register or Digital components, then select **DAC Bus**. When **DAC Bus** is selected, the input is indicated on the IDAC8 symbol. There is only one DAC Bus, so multiple IDACs cannot have independent hardware (Digital Components) data sources. When **Data Source** is set as **DAC Bus**, the customizer automatically sets the **Strobe Mode** to **External** and disables the option so that it cannot be changed.

Note In **DAC Bus** mode, the output from the DAC is lost during sleep and requires a new value to be strobed from the DAC bus to generate output values again.

Speed

This parameter provides two settings for the designer, **Low Speed** (default) and **High Speed**. In the Low Speed mode, the settling time is slower but it consumes less operating current. In the High Speed mode, the current settles much faster, but at a cost of more operating current.



Strobe Mode

This parameter selects whether the data is immediately written to the DAC as soon as the data is written into the IDAC8 data register. This mode is selected when the **Register Write** option is selected. When the **External** option is selected, a clock or signal from Digital components controls when the data is written from the DAC register to the actual DAC.

Hardware Enable

This parameter provides the hardware control to switch on or off the current flow at the output terminal. Logic '1' (ON) as input specifies that current flows through the output terminal. Logic '0' (OFF) as input specifies that current doesn't flow through the output terminal. When the **Hardware Enable** check box is selected, the "en" pin will be visible as an input and must be connected to either logic '0' or logic '1' or to Digital components.

Application Programming Interface

Application Programming Interface (API) routines allow you to configure the component using software. The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name "IDAC8_1" to the first instance of a component in a given design. You can rename the instance to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is "IDAC8."

Function	Description
IDAC8_Start()	Initializes the IDAC8 with default customizer values. Enables and powers up the IDAC8.
IDAC8_Stop()	Disables the IDAC8 and sets it to the lowest power state.
IDAC8_SetSpeed()	Sets DAC speed.
IDAC8_SetPolarity()	Sets the output mode to current sink or source.
IDAC8_SetRange()	Sets full-scale range for IDAC8.
IDAC8_SetValue()	Sets value between 0 and 255 with the given range.
IDAC8_Sleep()	Stops and saves the user configuration.
IDAC8_Wakeup()	Restores and enables the user configuration.
IDAC8_Init()	Initializes or restores default IDAC8 configuration
IDAC8_Enable()	Enables the IDAC8.
IDAC8_SaveConfig()	Saves the current configuration
IDAC8_RestoreConfig()	Restores the configuration.

Global Variables

Variable	Description
IDAC8_initVar	Indicates whether the IDAC8 has been initialized. The variable is initialized to 0 and set to 1 the first time IDAC8_Start() is called. This allows the component to restart without reinitialization after the first call to the IDAC8_Start() routine. If reinitialization of the component is required, then the IDAC8_Init() function can be called before the IDAC8_Start() or IDAC8_Enable() function.

void IDAC8_Start(void)

- Description:** This is the preferred method to begin component operation. IDAC8_Start() sets the initVar variable, calls the IDAC8_Init() function and then calls the IDAC8_Enable() function. Enables and powers up the IDAC8 to the given power level. A power level of 0 is the same as executing the stop function.
- Parameters:** None
- Return Value:** None
- Side Effects:** If the initVar variable is already set, this function only calls the IDAC8_Enable() function.

void IDAC8_Stop(void)

- Description:** Powers down IDAC8 to lowest power state and disables output.
- Parameters:** None
- Return Value:** None
- Side Effects:** None

void IDAC8_SetSpeed(uint8 speed)

- Description:** Sets DAC speed.
- Parameters:** uint8 speed: Sets DAC speed, see the following table for valid parameters.

Option	Description
IDAC8_LOWSPEED	Low speed (low power)
IDAC8_HIGHSPEED	High speed (high power)

- Return Value:** None
- Side Effects:** None

void IDAC8_SetPolarity(uint8 polarity)

Description: Sets output polarity to sink or source. This function is valid only if the Polarity parameters is set to either source or sink.

Parameters: uint8 polarity: Sets current sink or source functionality, see the following table.

Option	Description
IDAC8_SOURCE	Set mode as current source.
IDAC8_SINK	Set mode to current sink.

Return Value: None

Side Effects: None

void IDAC8_SetRange(uint8 range)

Description: Sets full-scale range for IDAC8

Parameters: uint8 range: Sets full-scale range for IDAC8. See the following table for ranges.

Option	Description
IDAC8_RANGE_32uA	Set full scale range to 31.875 μ A
IDAC8_RANGE_255uA	Set full scale range to 255 μ A
IDAC8_RANGE_2mA	Set full scale range to 2.040 mA

Return Value: None

Side Effects: None

void IDAC8_SetValue(uint8 value)

Description: Sets value to output on IDAC8. Valid values are between 0 and 255.

Parameters: uint8 value: Value between 0 and 255. A value of 0 is the lowest (zero) and a value of 255 is the full-scale value. The full-scale value depends on the range, which is selected with the IDAC8_SetRange() API.

Return Value: None

Side Effects: On PSoC 3 and PSoC 5LP, the IDAC8_SetValue() function should be called after enabling the power to the IDAC8.

void IDAC8_Sleep(void)

Description: This is the preferred API to prepare the component for sleep. The IDAC8_Sleep() API saves the current component state. Then it calls the IDAC8_Stop() function and calls IDAC8_SaveConfig() to save the hardware configuration.

Call the IDAC8_Sleep() function before calling the CyPmSleep() or the CyPmHibernate() function. Refer to the PSoC Creator *System Reference Guide* for more information about power-management functions.

Parameters: None

Return Value: None

Side Effects: None

void IDAC8_Wakeup(void)

Description: This is the preferred API to restore the component to the state when IDAC8_Sleep() was called. The IDAC8_Wakeup() function calls the IDAC8_RestoreConfig() function to restore the configuration. If the component was enabled before the IDAC8_Sleep() function was called, the IDAC8_Wakeup() function will also re-enable the component.

Parameters: None

Return Value: None

Side Effects: Calling the IDAC8_Wakeup() function without first calling the IDAC8_Sleep() or IDAC8_SaveConfig() function may produce unexpected behavior.

void IDAC8_Init(void)

Description: Initializes or restores the component according to the customizer Configure dialog settings. It is not necessary to call IDAC8_Init() because the IDAC8_Start() API calls this function and is the preferred method to begin component operation.

Parameters: None

Return Value: None

Side Effects: All registers will be set to values according to the customizer Configure dialog. This will reinitialize the component. Calling the IDAC8_Init() function requires a call to IDAC8_SetValue() if you intend to set a new value other than what is currently in the register.

void IDAC8_Enable(void)

Description:	Activates the hardware and begins component operation. It is not necessary to call IDAC8_Enable() because the IDAC8_Start() API calls this function, which is the preferred method to begin component operation.
Parameters:	None
Return Value:	None
Side Effects:	None

void IDAC8_SaveConfig(void)

Description:	This function saves the component configuration and non-retention registers. It also saves the current component parameter values, as defined in the Configure dialog or as modified by appropriate APIs. This function is called by the IDAC8_Sleep() function. Note In the DAC Bus mode, the values are not saved.
Parameters:	None
Return Value:	None
Side Effects:	None

void IDAC8_RestoreConfig(void)

Description:	This function restores the component configuration and non-retention registers. This function also restores the component parameter values to what they were before calling the IDAC8_Sleep() function. Note In the DAC Bus mode, the values are not restored.
Parameters:	None
Return Value:	None
Side Effects:	Calling this function without first calling the IDAC8_Sleep() or IDAC8_SaveConfig() function may produce unexpected behavior.

MISRA Compliance

This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined:

- project deviations – deviations that are applicable for all PSoC Creator components
- specific deviations – deviations that are applicable only for this component

This section provides information on component-specific deviations. Project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment.



The IDAC8 component does not have any specific deviations.

Sample Firmware Source Code


PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the “Find Example Project” topic in the PSoC Creator Help for more information.

Functional Description

IDAC8 functionality is implemented using the PSoC vidac block. This block is an 8 bit digital analog converter capable of either voltage or current output. The output from the IDAC8 is single-ended. The functional block diagram is shown in [Figure 1](#).

Figure 1. Block Diagram



IDAC8 can be used as a current source or sink. It is built using current mirror architecture; current is mirrored from a reference source to a mirror IDAC8. Calibration and value current mirrors are responsible for the 8-bit calibration and the 8-bit IDAC8 value. The current is then diverted into the scaler to generate the current corresponding to the IDAC8 value. The IDAC8 value can either be obtained from the IDAC8 data register or from eight lines from the Digital components or control register. The IDAC8 can convert up to 8 Msps to generate sinusoids.

The two current mirrors provide either a current sink or source. The IDAC8 can be configured to operate in one of three ranges:

- 0 to 2.040 mA, 8 μ A/bit

- 0 to 255 μ A, 1 μ A/bit
- 0 to 31.875 μ A, 0.125 μ A/bit

For each level, there are 255 equal steps of $M/256$ where $M = 2.040$ mA, 255 μ A, or 31.875 μ A. The output can be delivered into any resistance or to a fixed voltage, as long as the minimum headroom requirement of 1.0 V is met. This means that the maximum voltage for sourced current is $V_{DDA} - 1.0$ V and the minimum output voltage for sunk current is 1.0 V above V_{SSA} .

The IDAC8 is strobed to get its output to change for the input code. You can select the strobe sources for the IDAC8 from the bus write strobe, analog clock strobe, or any Digital component signal strobe.

DMA

IDAC8 components do not require implementation of a DMA Request signal. The data rate to IDAC8 components should be controlled externally. The DMA Wizard can be used to configure DMA operation as follows:

Name of DMA Source/Destination in DMA Wizard	Direction	DMA Req Signal	DMA Req Type	Description
IDAC8_Data_PTR	Destination	N/A	N/A	Stores the DAC value between 0 to 255

Registers

The functions provided support most of the common run-time functions that are required for most applications. The following register reference provides a brief description for the advanced user. The IDAC8_Data register may be used to write data directly to the DAC without using the API. This may be useful for either the CPU or DMA.

IDAC8_CR0

Bits	7	6	5	4	3	2	1	0
Value	reserved			mode	range[1:0]		hs	reserved

- mode: Sets DAC to either voltage or current mode
- range[1:0]: DAC range settings
- hs: Sets data speed

IDAC8_CR1

Bits	7	6	5	4	3	2	1	0
Value	reserved		mx_data	reset_udb_en	mx_idir	idirbit	Mx_ioff	ioffbit

- mx_data: Selects data source
- reset_udb_en: DAC reset enable
- mx_idir: Mux selection for DAC current direction control
- idirbit: Register source for DAC current direction
- mx_off: Mux selection for DAC current off control
- ioffbit: Register source for DAC current off

IDAC8_DATA

Bits	7	6	5	4	3	2	1	0
Value	Data[7:0]							

- Data[7:0]: DAC data register

Resources

The IDAC8 component uses one viDAC8 analog block.

API Memory Usage

The component memory usage varies significantly, depending on the compiler, device, number of APIs used and component configuration. The following table provides the memory usage for all APIs available in the given component configuration.

The measurements have been done with the associated compiler configured in Release mode with optimization set for Size. For a specific design the map file generated by the compiler can be analyzed to determine the memory usage.

Configuration	PSoC 3 (Keil_PK51)		PSoC 5LP (GCC)	
	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes
Default	266	3	400	5

DC and AC Electrical Characteristics for PSoC 3

Specifications are valid for $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ and $T_J \leq 100\text{ }^{\circ}\text{C}$, except where noted.
 Specifications are valid for 1.71 V to 5.5 V, except where noted. Specifications are based on use of the low-resistance IDAC8 output pins.


IDAC8 DC Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Units
	Resolution		–	–	8	bits
I _{OUT}	Output current at code = 255	Range = 2.040 mA, code = 255, $V_{DDA} \geq 2.7\text{ V}$, $R_{LOAD} = 600\text{ }\Omega$	–	2.040	–	mA
		Range = 2.040 mA, High mode, code = 255, $V_{DDA} \leq 2.7\text{ V}$, $R_{LOAD} = 300\text{ }\Omega$	–	2.040	–	mA
		Range = 255 μA , code = 255, $R_{LOAD} = 600\text{ }\Omega$	–	255	–	μA
		Range = 31.875 μA , code = 255, $R_{LOAD} = 600\text{ }\Omega$	–	31.875	–	μA
	Monotonicity		–	–	Yes	
E _{zs}	Zero scale error		–	0	± 1	LSB
E _g	Gain error	Range = 2.04 mA, 25 $^{\circ}\text{C}$	–	–	± 2.5	%
		Range = 255 μA , 25 $^{\circ}\text{C}$	–	–	± 2.5	%
		Range = 31.875 μA , 25 $^{\circ}\text{C}$	–	–	± 3.5	%
TC_E _g	Temperature coefficient of gain error	Range = 2.04 mA	–	–	0.04	%/ $^{\circ}\text{C}$
		Range = 255 μA	–	–	0.04	%/ $^{\circ}\text{C}$
		Range = 31.875 μA	–	–	0.05	%/ $^{\circ}\text{C}$
INL	Integral nonlinearity	Sink mode, range = 255 μA , Codes 8 to 255, $R_{LOAD} = 2.4\text{ k}\Omega$, $C_{LOAD} = 15\text{ pF}$	–	± 0.9	± 1	LSB
		Source mode, range = 255 μA , Codes 8 – 255, $R_{LOAD} = 2.4\text{ k}\Omega$, $C_{LOAD} = 15\text{ pF}$	–	± 1.2	± 1.5	LSB
DNL	Differential nonlinearity	Sink mode, range = 255 μA , $R_{LOAD} = 2.4\text{ k}\Omega$, $C_{LOAD} = 15\text{ pF}$	–	± 0.3	± 1	LSB
		Source mode, range = 255 μA , $R_{LOAD} = 2.4\text{ k}\Omega$, $C_{LOAD} = 15\text{ pF}$	–	± 0.3	± 1	LSB

Parameter	Description	Conditions	Min	Typ	Max	Units
Vcompliance	Dropout voltage, source or sink mode	Voltage headroom at max current, R_{LOAD} to V_{DDA} or R_{LOAD} to V_{SSA} , V_{DIFF} from V_{DDA}	1	–	–	V
Idev	Voltage-dependent current deviation	Source mode, $V_{OUT} = 0.0$ V Sink mode, $V_{OUT} = V_{DD}$	–	1.0%	–	μA
IDD	Operating current, code = 0	Slow mode, source mode, range = 31.875 μA	–	44	100	μA
		Slow mode, source mode, range = 255 μA ,	–	33	100	μA
		Slow mode, source mode, range = 2.04 mA	–	33	100	μA
		Slow mode, sink mode, range = 31.875 μA	–	36	100	μA
		Slow mode, sink mode, range = 255 μA	–	33	100	μA
		Slow mode, sink mode, range = 2.04 mA	–	33	100	μA
		Fast mode, source mode, range = 31.875 μA	–	310	500	μA
		Fast mode, source mode, range = 255 μA	–	305	500	μA
		Fast mode, source mode, range = 2.04 mA	–	305	500	μA
		Fast mode, sink mode, range = 31.875 μA	–	310	500	μA
		Fast mode, sink mode, range = 255 μA	–	300	500	μA
		Fast mode, sink mode, range = 2.04 mA	–	300	500	μA

Figures


INL versus Input Code, Range = 255 μ A, Source Mode




INL versus Input Code, Range = 255 μ A, Sink Mode




DNL versus Input Code, Range = 255 μ A, Source Mode




DNL versus Input Code, Range = 255 μ A, Sink Mode







INL versus Temperature, Range = 255 μ A, Fast Mode



DNL versus Temperature, Range = 255 μ A, Fast Mode




Full Scale Error versus Temperature, Range = 255 μ A, Source ModeFull Scale Error versus Temperature, Range = 255 μ A, Sink ModeOperating Current versus Temperature, Range = 255 μ A, Code = 0, Source ModeOperating Current versus Temperature, Range = 255 μ A, Code = 0, Sink Mode

IDAC8 AC Characteristics


Parameter	Description	Conditions	Min	Typ	Max	Units
F_{DAC}	Update rate		–	–	8	Msp/s
T_{SETTLE}	Settling time to 0.5 LSB	Range = 31.875 μ A or 255 μ A, full scale transition, fast mode, 600 Ω 15-pF load	–	–	125	ns
	Current noise	Range = 255 μ A, source mode, fast mode, V_{DDA} = 5 V, 10 kHz		340		pA/sqrtHz

Figures


Noise versus Frequency, 255 μ A




Step Response, Codes 0x40 - 0xC0,
255 μ A Mode, Source Mode, Fast Mode, Vdda = 5 V



IDAC Glitch Response, Codes 0x7F - 0x80,
255 μ A Mode, Source Mode, Fast Mode, Vdda = 5 V



PSRR vs Frequency



DC and AC Electrical Characteristics for PSoC 5LP

Specifications are valid for $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ and $T_J \leq 100\text{ }^{\circ}\text{C}$, except where noted.
 Specifications are valid for 2.7 V to 5.5 V, except where noted. Specifications are based on use of the low-resistance IDAC8 output pins.





Parameter	Description	Conditions	Min	Typ	Max	Units
	Resolution		–	–	8	bits
I _{OUT}	Output current at code = 255	Range = 2.040 mA, code = 255, $V_{DDA} \geq 2.7\text{ V}$, $R_{LOAD} = 600\text{ }\Omega$	–	2.040	–	mA
		Range = 2.040 mA, High mode, code = 255, $V_{DDA} \leq 2.7\text{ V}$, $R_{LOAD} = 300\text{ }\Omega$	–	2.040	–	mA
		Range = 255 μA , code = 255, $R_{LOAD} = 600\text{ }\Omega$	–	255	–	μA
		Range = 31.875 μA , code = 255, $R_{LOAD} = 600\text{ }\Omega$	–	31.875	–	μA
	Monotonicity		–	–	Yes	
E _{zs}	Zero scale error		–	0	± 1	LSB
E _g	Gain error	Range = 2.04 mA	–	–	± 2.5	%
		Range = 255 μA	–	–	± 2.5	%
		Range = 31.875 μA	–	–	± 3.5	%
TC_E _g	Temperature coefficient of gain error	Range = 2.04 mA	–	–	0.045	%/ $^{\circ}\text{C}$
		Range = 255 μA	–	–	0.045	%/ $^{\circ}\text{C}$
		Range = 31.875 μA	–	–	0.05	%/ $^{\circ}\text{C}$
INL	Integral nonlinearity	Sink mode, range = 255 μA , Codes 8 to 255, $R_{LOAD} = 2.4\text{ k}\Omega$, $C_{LOAD} = 15\text{ pF}$ ^[1]	–	± 0.9	± 1	LSB
		Source mode, range = 255 μA , Codes 8–255, $R_{load} = 2.4\text{ k}\Omega$, $C_{load} = 15\text{ pF}$ ^[1]	–	± 1.2	± 1.6	LSB
		Source mode, range = 31.875 μA , Codes 8–255, $R_{load} = 20\text{ k}\Omega$, $C_{load} = 15\text{ pF}$ ^[1]	–	± 0.9	± 2	LSB







1. Based on device characterization (Not production tested).

Parameter	Description	Conditions	Min	Typ	Max	Units
		Sink mode, range = 31.875 μ A, Codes 8–255, Rload = 20 k Ω , Cload = 15 pF ^[1]	–	± 0.9	± 2	LSB
		Source mode, range = 2.04 mA, Codes 8–255, Rload = 600 Ω , Cload = 15 pF ^[1]	–	± 0.9	± 2	LSB
		Sink mode, range = 2.04 mA, Codes 8–255, Rload = 600 Ω , Cload = 15 pF ^[1]	–	± 0.6	± 1	LSB
DNL	Differential nonlinearity	Sink mode, range = 255 μ A, Rload = 2.4 k Ω , Cload = 15 pF	–	± 0.3	± 1	LSB
		Source mode, range = 255 μ A, Rload = 2.4 k Ω , Cload = 15 pF	–	± 0.3	± 1	LSB
		Source mode, range = 31.875 μ A, Rload = 20 k Ω , Cload = 15 pF	–	± 0.2	± 1	LSB
		Sink mode, range = 31.875 μ A, Rload = 20 k Ω , Cload = 15 pF	–	± 0.2	± 1	LSB
		Source mode, range = 2.04 mA, Rload = 600 Ω , Cload = 15 pF	–	± 0.2	± 1	LSB
		Sink mode, range = 2.04 mA, Rload = 600 Ω , Cload = 15 pF	–	± 0.2	± 1	LSB
Vcompliance	Dropout voltage, source or sink mode	Voltage headroom at max current, R _{LOAD} to V _{DDA} or R _{LOAD} to V _{SSA} , V _{DIFF} from V _{DDA}	1	–	–	V
I _{DD}	Operating current, code = 0	Slow mode, source mode, range = 31.875 μ A	–	44	100	μ A
		Slow mode, source mode, range = 255 μ A,	–	33	100	μ A
		Slow mode, source mode, range = 2.04 mA	–	33	100	μ A
		Slow mode, sink mode, range = 31.875 μ A	–	36	100	μ A
		Slow mode, sink mode, range = 255 μ A	–	33	100	μ A
		Slow mode, sink mode, range = 2.04 mA	–	33	100	μ A

Parameter	Description	Conditions	Min	Typ	Max	Units
		Fast mode, source mode, range = 31.875 μ A	–	310	500	μ A
		Fast mode, source mode, range = 255 μ A	–	305	500	μ A
		Fast mode, source mode, range = 2.04 mA	–	305	500	μ A
		Fast mode, sink mode, range = 31.875 μ A	–	310	500	μ A
		Fast mode, sink mode, range = 255 μ A	–	300	500	μ A
		Fast mode, sink mode, range = 2.04 mA	–	300	500	μ A

Figures

INL versus Input Code, Range = 255 μ A, Source ModeINL versus Input Code, Range = 255 μ A, Sink ModeDNL versus Input Code, Range = 255 μ A, Source ModeDNL versus Input Code, Range = 255 μ A, Sink Mode


INL versus Temperature, Range = 255 μ A, Fast ModeDNL versus Temperature, Range = 255 μ A, Fast ModeFull Scale Error versus Temperature, Range = 255 μ A, Source ModeFull Scale Error versus Temperature, Range = 255 μ A, Sink ModeOperating Current versus Temperature, Range = 255 μ A, Code = 0, Source ModeOperating Current versus Temperature, Range = 255 μ A, Code = 0, Sink Mode

IDAC8 AC Characteristics


Parameter	Description	Conditions	Min	Typ	Max	Units
F_{DAC}	Update rate		–	–	8	Msp/s
T_{SETTLE}	Settling time to 0.5 LSB	Range = 31.875 μ A, full scale transition, fast mode, 600 Ω 15-pF load	–	–	125	ns
		Range = 255 μ A, full scale transition, fast mode, 600 Ω 15-pF load	–	–	125	ns
	Current Noise	Range = 255 μ A, source mode, fast mode, $V_{DDA} = 5$ V, 10 kHz	–	340	–	pA/sqrtHz

Figures


Step Response, Codes 0x40 - 0xC0,
255 μ A Mode, Source Mode, Fast Mode, $V_{DDA} = 5$ V




Glitch Response, Codes 0x7F - 0x80,
255 μ A Mode, Source Mode, Fast Mode, $V_{DDA} = 5$ V



PSRR vs Frequency



Current Noise, 255 μ A Mode,
Source Mode, Fast Mode, $V_{DDA} = 5$ V



Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
2.0.d	Minor datasheet edits.	
2.0.c	Datasheet update.	Updated IOUT, Eg, TC_Eg, TSETTLE for PSoC 5LP.
2.0.b	Datasheet update.	Corrected the Fdac value to 8 Msps for PSoC 5LP. Updated the INL and DNL values for PSoC 5LP. Updated associated graphs.
2.0.a	Edited datasheet to remove references to PSoC 5.	PSoC 5 has been replaced by the PSoC 5LP.
2.0	Added MISRA Compliance section.	The component does not have any specific deviations.
1.90	Added PSoC 5LP device support.	
	Updated DC and AC electrical characteristics	
	Input signals description has been updated.	
1.80	Updated IDAC8 customizer GUI, so that Hardware Controlled and Hardware Enable options are provided.	Allows the user to control the current direction (source or sink) and current flow (switch ON or OFF) through UDB control.
	Added PSoC5 DC and AC Electrical Characteristics specifications to datasheet	
	Minor datasheet edits and updates	
1.70	IDAC8_Stop() API changes for PSoC 5	Change required to prevent the component from impacting unrelated analog signals when stopped, when used with PSoC 5.
	Updated IDAC8 customizer GUI	To allow user to enter float values in uA field. To force the Strobe mode to External when Data Source is selected as DAC Bus. To make IDAC8 GUI consistent with VDAC8 GUI.
1.60	Added a GUI Configuration Editor	Previous configuration window did not provide enough information for ease of use.
	Added characterization data to datasheet	
	Minor datasheet edits and updates	
1.50	Added Sleep/Wakeup and Init/Enable APIs.	To support low-power modes, as well as to provide common interfaces to separate control of initialization and enabling of most components.

Version	Description of Changes	Reason for Changes / Impact
	Added DMA capabilities file to the component.	This file allows the IDAC8 to be supported by the DMA Wizard tool in PSoC Creator.

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

