IRS2452AM Class D Amplifier IC
Functional Description

About this document

Scope and purpose
The purpose of this document is to provide a functional description and design guide to the IRS2452AM Class D amplifier control IC.

Intended audience
Audio amplifier design engineers.
Table of Contents

About this document....................................................................................................................... 1
Table of Contents ........................................................................................................................... 2
1 General description........................................................................................................ 4
2 Typical implementation ................................................................................................. 5
3 PWM modulator design ................................................................................................... 6
3.1 Input section ................................................................................................................. 6
3.1.1 Unbalanced input .......................................................................................................... 6
3.1.2 Differential input ........................................................................................................... 7
3.1.3 OTA (Operating Trans-conductance Amplifier) ............................................................ 7
3.1.4 Pop-less startup ............................................................................................................ 8
3.2 Control loop design ........................................................................................................ 9
3.3 PWM frequency .............................................................................................................. 9
3.4 Clock synchronization ................................................................................................... 10
3.5 Output LPF ................................................................................................................... 12
4 Operational mode ......................................................................................................... 13
4.1 Self-oscillation start-up condition ................................................................................ 13
5 Deadtime setting .......................................................................................................... 14
5.1 Determining required deadtime ................................................................................... 14
5.2 Programming deadtime................................................................................................. 15
6 Adding gate drive buffer ................................................................................................ 17
7 Protections .................................................................................................................. 18
7.1 Protection control ........................................................................................................ 18
7.1.1 Self-reset protection .................................................................................................. 19
7.1.2 Designing Ct ................................................................................................................. 20
7.1.3 Shutdown input ............................................................................................................ 20
7.1.4 Latched Protection ....................................................................................................... 21
7.1.5 Interfacing with system controller ................................................................................ 21
7.2 Over Current Protection (OCP) ..................................................................................... 22
7.2.1 Programming OCP trip level ........................................................................................ 23
7.2.2 Over-current sensing ................................................................................................... 24
7.2.3 Choosing the reverse blocking diode ........................................................................ 25
7.3 Over Temperature Protection (OTP) input ................................................................... 26
7.4 Under Voltage Protection (UVP) .................................................................................... 27
8 Power supply design ..................................................................................................... 28
8.1 Suppling VAA and VSS .................................................................................................. 28
8.2 Suppling VCC and VB .................................................................................................... 29
8.3 Bottom pad connection ............................................................................................... 30
8.4 Designing high-side bootstrap power supply ................................................................. 31
8.4.1 Floating bootstrap power supply ................................................................................ 31
# IRS2452A Class D Amplifier Control IC
## Functional Description

### Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.4.2</td>
<td>Choosing bootstrap capacitance</td>
<td>32</td>
</tr>
<tr>
<td>8.4.3</td>
<td>Choosing bootstrap diode</td>
<td>33</td>
</tr>
<tr>
<td>8.4.4</td>
<td>Charging ( V_{BS} ) prior to start</td>
<td>34</td>
</tr>
<tr>
<td>8.5</td>
<td>Start-up/power-down sequence (UVLO)</td>
<td>35</td>
</tr>
<tr>
<td>8.6</td>
<td>Power supply decoupling</td>
<td>35</td>
</tr>
<tr>
<td>9</td>
<td>Board layout considerations</td>
<td>36</td>
</tr>
<tr>
<td>9.1</td>
<td>Board layout plan</td>
<td>36</td>
</tr>
<tr>
<td>9.2</td>
<td>Analog ground</td>
<td>37</td>
</tr>
<tr>
<td>9.3</td>
<td>Gate driver reference</td>
<td>38</td>
</tr>
<tr>
<td>9.4</td>
<td>Power ground</td>
<td>38</td>
</tr>
<tr>
<td>10</td>
<td>Thermal considerations</td>
<td>39</td>
</tr>
<tr>
<td></td>
<td>Revision History</td>
<td>40</td>
</tr>
</tbody>
</table>
1 General description

The IRS2452AM is a two channel Class D audio amplifier driver rated at 400 V with integrated PWM modulators and over current protection. Combined with four external MOSFETs and passive components, the IRS2452AM forms a high voltage two channel analog input Class D amplifier. The versatile structure of the analog input section with an error amplifier and a PWM comparator offer flexibility for implementing different types of PWM modulator schemes.

Loss-less current sensing utilizes the \( R_{DS(on)} \) of the MOSFETs. The protection control logic monitors the status of the power supplies and load current through each MOSFET.

With the convenience of a half bridge configuration, the differential input analog PWM modulator and protection logic interface are floated from the main power supply.

The IRS2452AM is equipped with start-up click noise reduction to suppress unwanted audible noise during PWM start-up and shutdown. A 7x7 mm PQFN package enhances the benefits realized by a small size Class D topology.

![Functional block diagram of IRS2452AM](image-url)
2 Typical implementation

Figure 2  IRS2452AM typical application circuit
3 PWM modulator design

The open access front-end structure of the IRS2452AM offers many ways to implement a PWM modulator. The following explanations are based on a typical application circuit with self-oscillating PWM topology shown in figure 2. For further information on the design, refer to the IRAUDAMP23 reference design.

3.1 Input section

3.1.1 Unbalanced input

The audio input stage forms an inverting error amplifier. The voltage gain of the amplifier, \( G_V \), is determined by the ratio between input resistor \( R_{IN} \) and feedback resistor \( R_{FB} \).

\[
G_V = \frac{R_{FB}}{R_{IN}}
\]

Since the feedback resistor \( R_{FB} \) is part of an integrator time constant, which determines switching frequency, changing the overall voltage gain by \( R_{IN} \) is simpler and therefore recommended. Note that the input impedance of the amplifier is equal to the input resistor \( R_{IN} \).

A DC blocking capacitor \( C_3 \) should be connected in series with \( R_{IN} \) to minimize the DC offset voltage in the output. Due to potential distortion, a ceramic capacitor is not recommended. Reducing the DC offset is essential to minimize the audible noise during power-ON and -OFF.

The connection of the non-inverting input \( IN+ \) is a reference for the error amplifier, and thus is crucial for audio performance. Connect \( IN+ \) to the signal reference ground in the system, which has the same potential as the negative terminal of the speaker output.

![Figure 3 IRS2452AM typical control loop design](image)
### 3.1.2 Differential input

Figure 4 shows an example of a differential input configuration. This design is useful in a single supply configuration. Use $R_{\text{IN1}}=R_{\text{IN2}}$, $R_{\text{FB1}}=R_{\text{FB2}}$, $C_3=C_4$.

Voltage gain is given by a ratio between $R_{\text{IN}}$ and $R_{\text{FB}}$.

$$G_v = \frac{R_{\text{FB}}}{R_{\text{IN}}}$$

![Figure 4 Differential input](image)

Although component values in the feedback network are balanced between inverting and non-inverting inputs, the integration capacitor path in the non-inverting input creates an unbalance at high frequencies, causing slightly higher distortion compared to an unbalanced input configuration. To improve the THD degradations, place an optional RC network $R_2=R_1$ and $C_5=C_1$.

### 3.1.3 OTA (Operating Trans-conductance Amplifier)

The front-end error amplifier of the IRS2452AM features an operational trans-conductance amplifier (OTA), which is designed to obtain optimal audio performance. The OTA outputs a current to the COMP pin, unlike a voltage output in an operational amplifier (OPA).

The inverting and non-inverting inputs have clamping diodes to improve recovery from clipping as well as ensuring stable start up. The OTA output COMP is internally connected to the PWM comparator with a threshold of $(V_{\text{AA}}-V_{\text{SS}})/2$.

For stable operation of the OTA, a compensation capacitor $C_c$ of minimum $2.2 \, \text{nF}$ is required. The OTA shuts down when $V_{\text{CSO}}<V_{\text{th2}}$. 
3.1.4 Pop-less startup

The IRS2452AM has a unique feature that minimizes the audible click noise at start and stop. When CSD is in between Vth1 and Vth2 during start up, an internal closed loop around the OTA enables an oscillation that generates voltages at COMP and IN-, bringing them to steady state values. It runs at around 1 MHz, independent from the switching oscillation.

![Figure 5 Audible click noise elimination](image)

As a result, all capacitive components connected to COMP and IN- pins, such as C1, C2, C3 and Cc in figure 5, are pre-charged to their steady state values during the start up sequence. This allows instant settling of PWM operation.

To utilize the click noise reduction function, the following conditions must be met:

1. The CSD pin has slow enough ramp up from Vth1 to Vth2 such that the voltages in the capacitors can settle to their target values.
2. The high-side bootstrap power supply needs to be charged up prior to starting oscillation.
3. The audio input has to be zero.
4. For the internal local loop to override external feedback during the startup period, DC offset at the speaker output prior to shutdown release has to satisfy the following condition:

\[
DC_{offset} < 30 \mu A \cdot R_{fb}
\]

For minimum click noise it is recommended not to start synchronous clock during pop-less startup period.
3.2 Control loop design

The IRS2452AM allows the user to choose from numerous ways of PWM modulator implementations. In this section, all the explanations are based on typical application circuits of a self-oscillating PWM.

3.3 PWM frequency

Choosing idling switching frequency entails making a trade off between many aspects. At lower switching frequencies, the conduction losses in the MOSFET stage increases due to higher inductor ripple current. The output carrier leakage in the speaker output increases. At higher switching frequency, the efficiency degrades due to higher switching losses. Higher switching frequency supports wider audio bandwidth. The reduced inductor ripple current slows down the zero volt switching (ZVS) operation therefore increasing the minimum deadtime required for efficient idling operation. For these reasons, 400 kHz is chosen as a typical design example in the IRAUDAMP23 evaluation board.

Self-oscillating frequency is determined mainly by the following items in figure 4.

- Integration capacitors, C1 and C2
- Integration resistor, R1
- Propagation delay in the gate driver
- Feedback resistor, $R_{FB}$
- Duty cycle

Note that the nature of a self-oscillating PWM is for the switching frequency to decrease as the PWM modulation deviates from idling.

Table 1 summarizes suggested values of components for a given target self-oscillating frequency. The front-end operational transconductance amplifier (OTA) output has limited voltage and current compliances. This set of component values ensures that OTA operates within its linear region for optimal THD+N performance. In case the target frequency is somewhere in between the frequencies listed in Table 1, simply adjust the frequency by tuning R1.

<table>
<thead>
<tr>
<th>Target self-Oscillation frequency (kHz)</th>
<th>C1=C2 (nF)</th>
<th>Cc (nF)</th>
<th>R1 (ohms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>400</td>
<td>3.3</td>
<td>2.2</td>
<td>131</td>
</tr>
<tr>
<td>350</td>
<td>3.3</td>
<td>2.2</td>
<td>97</td>
</tr>
<tr>
<td>300</td>
<td>3.3</td>
<td>2.2</td>
<td>78</td>
</tr>
<tr>
<td>250</td>
<td>3.3</td>
<td>2.2</td>
<td>69</td>
</tr>
<tr>
<td>200</td>
<td>3.3</td>
<td>2.2</td>
<td>64</td>
</tr>
</tbody>
</table>
3.4 Clock synchronization

In the PWM control loop design example, the self-oscillating frequency can be set and synchronized to an external clock. Through the internal R-C network, the clock signal from CLK pin injects periodic pulsating charges into the integrator, forcing oscillation to lock up to the clock frequency. To maximize audio performance, the self-running frequency should be 20 to 30% higher than the clock frequency.

Figure 6 Clock synchronization

The CLK pin receives a clock signal referenced to GND. The input threshold is set for 3.3 V logic. The external clock should be 50% duty cycle. The A/B pin changes the clock phase for CH1. The threshold is in between VAA and GND. When A/B pin is pulled to VAA, CH1 and CH2 clocking is in-phase. When A/B pin is pulled to GND or VSS, CH1 and CH2 are out-of-phase.

Figure 7 shows how a self-oscillating frequency locks up to an external clock frequency. The design is based on a 400 kHz self-oscillating frequency synchronized to clock whose frequency is within the orange and green border lines.
Table of Contents

IRS2452A Class D Amplifier Control IC
Functional Description

Figure 7  Typical lock range to external clock

Blue: Self-oscillating frequency, Orange: upper lock range, Green: lower lock range
3.5 Output LPF

The output low pass filter (LPF) demodulates the amplified audio signal. It is also necessary for efficient operation of a Class D amplifier; therefore selecting the right components is critical for both audio performance and system efficiency.

A typical output LPF uses a second order Butterworth LC filter designed to achieve maximum flat frequency response up to a corner frequency with nominal load impedance. Figure 8 explains how to calculate the component values for a load impedance. The corner frequency should be set according to the bandwidth requirement. A corner frequency of 40 kHz would be a good tradeoff point between a frequency response for 20 kHz bandwidth and inductor ripple current. The size of the inductor and the PWM carrier peak amplitude in the output are also affected by the tradeoff. Note that the higher the corner frequency the higher the switching carrier leakage, and the lower the corner frequency the higher the inductor ripple current. Note that the higher the corner frequency the higher the switching carrier leakage, and the lower the corner frequency the bigger the inductor size.

The inductance of the inductor changes with load current bias, which causes distortion in audio output. Core saturation increases the inductor ripple significantly which could trigger the over current protection immediately. Use an inductor with a saturation point that is higher than the peak load current. Consider the I_{LMS} rating of an inductor for temperature rise condition with 1/8 rated power and peak current for maximum load current.

Use a capacitor which meets AC voltage ratings at the highest audio frequency output. Use a film capacitor with lower series inductance structure type. Ceramic capacitors could add audio distortion from the strong bias voltage dependency in capacitance; this is especially demonstrated in high dielectric coefficient ceramic capacitors such as Y5V.

$$L_n = \frac{1.414 \cdot R_L}{2 \cdot \pi \cdot f_C}$$

$$C_n = \frac{0.707}{2 \cdot \pi \cdot f_C \cdot R_L}$$

Figure 8 Output LPF design
4 Operational mode

The CSD pin determines the operational mode of the IRS2452AM as shown in figure 9. The OTA has three operational modes: cut off, local oscillation and normal operation; while the gate driver section has two modes: shutdown and normal operation.

When $V_{\text{CSD}} < V_{\text{th2}}$, the IC is in shutdown mode and the OTA is cut off. When $V_{\text{th2}} < V_{\text{CSD}} < V_{\text{th1}}$, the HO and LO outputs are still in shutdown mode. The OTA is activated and starts local oscillation for pop-less start-up which pre-biases all the capacitive components in the error amplifier. When $V_{\text{CSD}} > V_{\text{th1}}$, the shutdown is released and PWM operation starts.

![Figure 9  $V_{\text{CSD}}$ and operational mode](image)

4.1 Self-oscillation start-up condition

The IRS2452AM requires the following conditions be met in order for pop-less startup to work properly.

- All the control power supplies (VAA, VSS, VCC and VBS) are above the under voltage lockout thresholds.
- The CSD pin voltage is over the $V_{\text{th1}}$ threshold.
- $|I_{\text{IN}}| < |I_{FB}|$

Where $I_{\text{IN}} = \frac{V_{\text{IN}}}{R_{\text{IN}}}$, $I_{FB} = \frac{V_{+} - V_{-}}{R_{FB}}$.

- The duration of the CSD voltage transitioning from $V_{\text{th2}}$ to $V_{\text{th1}}$ is long enough to pre-charge the input and integration capacitors around OTA section.
5 Deadtime setting

5.1 Determining required deadtime

Deadtime is the blanking period inserted between high-side and low-side ON duration. Deadtime serves two purposes: to prevent shoot-through at any time and to ensure zero voltage switching (ZVS) at idling.

The internal dead time generation block allows the user to select the optimum dead time from a range of preset values. An external voltage divider selects a preset dead time through the DT pin voltage. The selectable dead time setting prevents incoming noise modulating the switching timing, which is critical to the audio performance.

An effective deadtime in MOSFET gate bias voltage differs from the deadtime specified in the datasheet. The deadtime value in the datasheet is defined as the time period between the beginning of transition on one side of the output to the other side as shown in figure 10. The fall time of the MOSFET gate voltage must be subtracted from the deadtime value in the datasheet to determine the effective deadtime of a Class D audio amplifier.

\[
(\text{Effective deadtime}) = (\text{Deadtime in datasheet}) - tf
\]

Figure 10 Effective dead-time

A longer deadtime period is required for a MOSFET with a larger gate charge value because of the longer \( tf \). Negative values of effective deadtime cause excessive heat dissipation in the MOSFETs, leading to potential damage so it should always be avoided. Therefore effective deadtime determines the minimum deadtime a design can take.

In practical design, efficient operation at idling is important to minimize idling power loss. Setting a deadtime for zero volt switching (ZVS) operation ensures minimum idling power consumption. A time duration required to complete the voltage transition, \( \tau_{ZVS} \), is a function of output inductor current, total MOSFET output capacitance in VS node, \( C_o \), and output inductance in the LC LPF.

\[
t_{ZVS} = 8 \cdot C_o \cdot f_{SW} \cdot L
\]

where  
\( C_o \): total capacitance in VS node = 2 * Coss, use time constant equivalent Coss  
\( f_{SW} \): PWM frequency  
L: output inductor inductance

Select a deadtime window such that minimum effective deadtime is longer than \( \tau_{ZVS} \).
5.2 Programming deadtime

The IRS2452AM selects the deadtime from a range of preset deadtime values based on the voltage applied at the DT pin. An internal comparator translates the DT input to a predetermined deadtime by comparing the input with internal reference voltages. These internal reference voltages are set in the IC through a resistive voltage divider using $\text{V}_{\text{CC}}$. The relationship between the operation mode and the voltage at DT pin is illustrated in figure 12 below.

Table 2 suggests pairs of resistor values used in the voltage divider for selecting deadtime. Resistors with up to 5% tolerance are acceptable when using these values.
### Table 2 Recommended resistor values for dead-time selection

<table>
<thead>
<tr>
<th>Deadtime mode</th>
<th>R1</th>
<th>R2</th>
<th>DT voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>DT1</td>
<td>&lt;10k</td>
<td>Open</td>
<td>Vcc</td>
</tr>
<tr>
<td>DT2</td>
<td>5.6 kΩ</td>
<td>4.7 kΩ</td>
<td>0.46 x Vcc</td>
</tr>
<tr>
<td>DT3</td>
<td>8.2 kΩ</td>
<td>3.3 kΩ</td>
<td>0.29 x Vcc</td>
</tr>
<tr>
<td>DT4</td>
<td>Open</td>
<td>&lt;10 k</td>
<td>COM</td>
</tr>
</tbody>
</table>
6 Adding gate drive buffer

The built-in gate driver with 0.5 A output can drive a MOSFET with Qg<20 nC. In order to drive a MOSFET with a larger Qg, it is recommended to use a gate drive buffer to boost the output current. Due to the over current sensing monitoring the $V_{DS}$ when the MOSFET is on, propagation delay in the gate buffer needs to be less than 50 ns to prevent false triggering.

Figure 14 explains how to add a buffer using BJTs.

![IRS2452AM with gate drive buffer](image-url)
7 Protections

7.1 Protection control

The internal protection control block dictates the operational mode, normal or shutdown, using the input of the CSD pin. In shutdown mode, the IC forces LO and HO to output 0 V with respect to COM and VS respectively to turn off the power MOSFETs.

The CSD pin provides five functions:
1. Power up delay timer
2. Self-reset timer
3. Shutdown input
4. Latched protection configuration
5. Shutdown status output (host I/F)

The CSD pin of one IRS2452AM IC cannot be tied with another IRS2452AM directly. The operating statuses of the protection features are shown in Table 3.

<table>
<thead>
<tr>
<th>Event</th>
<th>CSD</th>
<th>FAULT</th>
</tr>
</thead>
<tbody>
<tr>
<td>UVCC, rising edge</td>
<td>Recycle</td>
<td>L until CSD&gt;Vth1</td>
</tr>
<tr>
<td>UVCC, falling edge</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>UVAA, rising edge</td>
<td>n/a</td>
<td>L at VAA&lt;UVAA</td>
</tr>
<tr>
<td>UVAA, falling edge</td>
<td>n/a</td>
<td>L at VAA&lt;UVAA</td>
</tr>
<tr>
<td>UVBS, rising edge</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>UVBS, falling edge</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>Over Current Protection</td>
<td>Keep recycling until OCP is reset</td>
<td>Held L until OCP is reset</td>
</tr>
<tr>
<td>OTP input</td>
<td>Keep recycling until OTP is reset</td>
<td>Held L until OTP is reset</td>
</tr>
</tbody>
</table>

*CSD recycle: CSD pin voltage discharges down to Vth2 and charges back to VAA, if CSD pin is configured as self reset protection.*
7.1.1 Self-reset protection

Attaching a capacitor between CSD and VSS configures the IRS2452AM self-reset protection mode.

Upon an OCP event, the CSD pin discharges the external capacitor voltage, \( V_{\text{CSD}} \), down to the lower threshold \( V_{\text{th2}} \) to reset the internal shutdown latch. Then, the CSD pin begins to charge the external capacitor, \( Ct \), in an attempt to resume operation. Once the voltage of the CSD pin rises above the upper threshold, \( V_{\text{th1}} \), the IC resumes normal operation.
7.1.2 Designing \( C_t \)

The external timing capacitor, \( C_t \), programs self-reset timings, \( t_{\text{RESET}} \) and \( t_{\text{SU}} \).

- The \( t_{\text{RESET}} \) is the time that elapses from when the IC enters the shutdown mode to the time when the IC resumes operation. The \( t_{\text{RESET}} \) should be long enough to avoid over heating the MOSFETs from the repetitive sequence of shutting down and resuming operation during over-current conditions. In most applications, the minimum recommended time for \( t_{\text{RESET}} \) is 0.1 seconds.

- The \( t_{\text{SU}} \) is the time between powering up the IC in shutdown mode to the moment the IC releases shutdown to begin normal operation.

The \( C_t \) determines \( t_{\text{RESET}} \) and \( t_{\text{SU}} \) as shown in the following equations:

\[
\begin{align*}
    t_{\text{RESET}} &= \frac{C_t \cdot V_{\text{AA}}}{1.1 \cdot I_{\text{CSD}}} \quad \text{[s]} \\
    t_{\text{SU}} &= \frac{C_t \cdot V_{\text{AA}}}{0.7 \cdot I_{\text{CSD}}} \quad \text{[s]}
\end{align*}
\]

where \( I_{\text{CSD}} = \) the charge/discharge current at the CSD pin

\( V_{\text{AA}} = \) the input supply voltage with respect to GND

7.1.3 Shutdown input

During normal operation, pulling the CSD pin below the upper threshold \( V_{\text{th1}} \) forces the IC into shutdown mode. Figure 17 shows how to add an external discharging path to shutdown the PWM.
7.1.4 Latched Protection

Connecting CSD to VAA through a 10 kΩ or less configures the latched protection mode. The internal shutdown latch stays in shutdown mode after over current is detected. An external reset switch brings CSD below the lower threshold Vth2 for a minimum of 200 ns and resets the latch. At first power up, a reset signal to the CSD pin is required to release the IC from shutdown mode.

![Figure 18 Latched protection with reset input](image)

7.1.5 Interfacing with system controller

The IRS2452AM can communicate with an external system controller through a simple interfacing circuit shown in figure 19. A generic PNP transistor, U1, detects the sink current at the CSD pin during protection event and outputs a shutdown flag signal to an external system controller. Another generic NPN transistor, U2, can then reset the internal protection logic by pulling the CSD voltage below the lower threshold Vth2. After the first power up sequence, a reset signal to the CSD pin is required to release the IC from shutdown mode.

![Figure 19 Interfacing CSD with system controller](image)
7.2 Over Current Protection (OCP)

The IRS2452AM features over current protection to protect the external power MOSFETs during abnormal load conditions. The control logic diagrams are in figure 14. As soon as either the high-side or low-side current sensing block detects over current the following sequence will occur:

1. The shutdown latch flips its logic state from normal operational mode to shutdown mode.
2. The low-side and high-side MOSFETs go into an off state condition.
3. The CSD pin starts discharging the external capacitor $C_t$.
4. When the voltage across $C_t$ falls below the lower threshold $V_{th2}$, the COMP2 resets the shutdown latch to normal mode.
5. The CSD pin starts charging the external capacitor $C_t$.
6. When $V_{CSD}$ goes above the upper threshold $V_{th1}$, the logic on COMP1 toggles and the IC resumes operation.

Figure 20 summarizes the above. As long as the over current condition exists, the IC will repeat the over current protection sequence at a repetitive rate set by the CSD capacitor.

![Figure 20 Overcurrent protection timing chart](image-url)
### 7.2.1 Programming OCP trip level

In a Class D audio amplifier, the direction of the load current alternates with the audio input signal. An overcurrent condition can therefore occur during either a positive current cycle or a negative current cycle. The IRS2452AM uses the $R_{\text{DS(on)}}$ of the output MOSFETs as current sensing resistors. If the measured current exceeds a predetermined threshold, the OCP block outputs a signal to the protection block, forcing HO and LO low and protecting the MOSFETs. The IRS2452AM provides an identical over-current sensing signal to both high-side and low-side MOSFETs.

![Bi-directional over current protection](image-url)
7.2.2 Over-current sensing

Over current sensing block monitors the load condition and shuts down switching operation if the load current exceeds the preset trip level. Current sensing uses the drain to source voltage, \( V_{\text{DS}} \), across the MOSFET during the turn on period via CSH and CSL pins. In order to avoid false triggering the OCP due to switching rings, a blanking interval is inserted right after HO or LO turn-on for 450 ns.

An external diode, D1, blocks the high voltage from the drain of the MOSFET from feeding into the CSL/CSH pin while the MOSFET is off. A 10 kohms resistor, R1, forward biases D1.

The detection thresholds of the OCP, \( V_{\text{th}_{\text{OCL}}} \) and \( V_{\text{th}_{\text{OCH}}} \), are internally fixed at 1.2 V. An external resistive divider, R2 and R3, set the threshold. Due to a forward voltage drop of \( V_{\text{F(D1)}} \) across the D1, the minimum threshold required for high-side over current protection therefore is \( V_{\text{th}_{\text{OCL}}} \) or \( V_{\text{th}_{\text{OCH}}} \) minus \( V_{\text{F(D1)}} \), which is typically 0.6 V.

Sensing voltage for high side CSH pin is:

\[
V_{\text{CSH}} = \frac{R_3}{R_2 + R_3} \left( V_{\text{DS}} + V_{\text{F(D1)}} \right)
\]

where \( V_{\text{DS}} \) = the drain to source voltage of the high-side MOSFET during on state

\( V_{\text{F(D1)}} \) = the forward drop voltage of D1

Since the \( V_\text{DS} \) is the product of drain current \( I_D \) and \( R_{\text{DS(on)}} \) of the high side MOSFET. \( V_{\text{CSH}} \) can be rewritten as:

\[
V_{\text{CSH}} = \frac{R_3}{R_2 + R_3} \left( R_{\text{DS(on)}} \cdot I_D + V_{\text{F(D1)}} \right)
\]

![Over-current sensing block diagram](image)
A OCP trip point of $R_{DS(on)}$ based current sensing changes according to the junction temperature $T_J$ of the sensing MOSFET. The OCP threshold reduces at higher $T_J$. Therefore, consider operating $T_J$ and set a threshold not to trigger within normal operating conditions. The current sensing in the IRS2452AM is designed to handle output inductor core saturation. Setting a trip threshold above output inductor saturation current is to set the OCP threshold at the inductor saturation point.

In the following example, the over current protection level is set to trip at 30 A using a MOSFET with an $R_{DS(on)} = 100 \, \text{m}\Omega$. The component values of $R_2$ and $R_3$ can be calculated using the following formula:

Let $R_2 + R_3 = 10 \, \text{k}\Omega$.

$$R_3 = 10 \, \text{k}\Omega \cdot \frac{V_{th} \cdot V_{F}}{V_{DS@I=30A} + V_F}$$

where

- $V_{th} = 1.2 \text{ V}$
- $V_F$ = the forward voltage of reverse blocking diode $D1 = 0.6 \text{ V}$.
- $V_{DS@I=30A}$ = the voltage drop across the high side MOSFET when the MOSFET current is 30 A.

Therefore, $V_{DS@I=30A} = I_0 x R_{DS(on)} = 30 \, \text{A} x 100 \, \text{m}\Omega = 3 \, \text{V}$

Based on the formulas above, closest resistor values in E12 series are $R_2 = 6.8 \, \text{k}\Omega$ and $R_3 = 3.3 \, \text{k}\Omega$.

### 7.2.3 Choosing the reverse blocking diode

The CSL and CSH sensing diodes require a reverse voltage higher than the supply voltage between $+B$ and $-B$. The reverse recovery time must be less than 100 ns. A diode such as the ON Semiconductor’s MURA140T3G, rated at 400 V, $t_{rr}=65$ ns high speed switching diode or equivalent fits well.
7.3 Over Temperature Protection (OTP) input

The over temperature protection OTP input uses an external PTC Thermistor or thermostat to monitor the temperature of the MOSFET. The OTP pin sources a 0.6 mA internal current to the external thermal sensor. Over temperature protection activates when the voltage at any of OTP input pin reaches higher than 2.8 V, which makes the typical threshold sensor resistance 4.7 kohms.

The OTP pin of IRS2452AM is designed for connecting a PTC Thermistor with characteristics shown in figure 24. Recommended PTC Thermistor includes PRF15**471QB1RC, PRF18**471QB1RB or PRF21**471QB1RA series from Murata Manufacturing co., Ltd or similar. A mechanical thermostat switch or a thermostat IC with open drain output, such as LM26 from National Semiconductor, can also be used as a temperature sensor for better accuracy as shown in figure 25.

![Over Temperature Protection (OTP) input structure](image1)

Figure 23 Over Temperature Protection (OTP) input structure

![Recommended PTC sensor characteristics](image2)

Figure 24 Recommended PTC sensor characteristics
7.4 Under Voltage Protection (UVP)

In order to prevent a partial on state of the external MOSFET, under voltage protection monitors the low side and high side gate bias supplies, VCC and VB. When VCC is below UVLO, both high and low side MOSFETs are turned off. When the high side supply V_Bs is below the UVLO threshold, the high side output is disabled, while the low side works normally.
8 Power supply design

8.1 Supplying VAA and VSS

VAA and VSS are supply voltages at the front-end of the analog section, hence noise sensitive. For best audio performance, use regulated power supplies for VAA and VSS.

![Supplying VAA and VSS with external voltage regulators](Image)

When switched mode regulators are used as power supply voltages for VAA and VSS, place a two-stage R-C noise filter in the supply lines as shown in figure 27.

![Supplying VAA and VSS from switched mode power supply](Image)
8.2 Supplying VCC and VB

Figure 28 shows the recommended power supply configuration for gate driver power supplies. The gate driver stage has four power supply inputs:

1. VB1-VS1: CH1 high side gate drive supply
2. VB2-VS2: CH2 high side gate drive supply
3. VCC-COM: CH1-2 low side gate drive supply

The low-side power supply, VCC, feeds the internal gate drive logic and low side gate driver. In order to protect VCC from switching noise generated by the VS node, it is recommended to insert a few ohms of RVBS in the bootstrap charging path.

The high-side driver requires a floating supply VBn referenced to the respective switching node VSn where the source of the output MOSFET is connected. A charge pump method (floating bootstrap power supply) eliminates the need for a floating power supply and thus is used in the typical application circuit. The floating bootstrap power supply charges the bootstrap capacitor C_{BS} from the low-side power supply VCC during the low-side MOSFET ON period. When the high-side MOSFET is ON, the diode cuts off and floats the VBS supply. CBS retains its VB supply voltage for the rest of the high-side ON duration.

R_{BS1} and R_{BS2} reduce switching noise triggered by Qrr of the bootstrap diodes, D_{BS1} and D_{BS2}. R_{VCC} filters out switching noise from the bootstrap charge pump. These optional filtering resistors are effective to achieve best audio performance in higher power applications (>100 W).

![Figure 28 Recommended power supply configuration for gate driver stage](image-url)
8.3 Bottom pad connection

The exposed bottom pad in the MLPQ 32L package where the IC die sits has the same voltage potential as COM. However, it is not directly connected internally. The pad may be tied to COM with short distance trace(s), or floated. Do not use the bottom pad as the low side power supply return path.
8.4 Designing high-side bootstrap power supply

The high-side driver requires a floating supply Vbn referring to respective switching node VSn where the source of the MOSFET is connected. A charge pump method (floating bootstrap power supply) eliminates the need of a floating power supply and thus is used in the typical application circuit.

8.4.1 Floating bootstrap power supply

The floating bootstrap power supply charges the bootstrap capacitor, C_{BS}, from the low-side power supply, VCC, during the low-side MOSFET ON period. When the high-side MOSFET is ON, the charging diode turns off to float the VBS supply. C_{BS} retains its voltage as a floating power supply referenced to VS. Before C_{BS} discharges and VBS crosses the under voltage lock out threshold UVBS, the next charging cycle should start by turning on the low-side MOSFET.

Figure 29 depicts the low-side MOSFET ON state. I_1 turns off the high-side MOSFET first, then I_2 turns on the low side MOSFET. As soon as the switching node VS reaches the negative supply –B, the bootstrap diode, D_{BS}, turns on and starts charging C_{BS} with current I_3 from VCC. Note that VBS = VCC – (forward drop voltage of D_{BS}).

After the low-side conduction period, I_4 in figure 29 turns off the low-side MOSFET. Then I_5 turns on the high-side MOSFET, increasing VS up to +B. As long as the high side is ON, the bootstrap diode, D_{BS}, isolates the floating power supply VBS.
8.4.2 Choosing bootstrap capacitance

During high side on period, the bootstrap capacitor, C_{BS}, holds the high-side supply voltage. Quiescent current I_{QBS} in the high-side gate driver, precharges the resistor, and I_{R1} a current through high-side current sensing resistor R1 discharge the C_{BS}. (figure 31) The I_{QBS} and I_{R1} are the most significant contributors and the others are negligible.

The minimum bootstrap capacitance is determined as follows:

\[ C_{BS} \gg \frac{(I_{QBS} + I_{R1}) \cdot t_{ON}}{VCC - 1.5 - UVBS} \]

Where
- \( C_{BS} \): floating bootstrap capacitance [F]
- \( I_{QBS} \): high-side quiescent current [A]
- \( I_{R1} \): high-side current sensing bias current [A]
- \( t_{ON} \): longest high-side MOSFET conduction time [s]
- \( VCC \): low-side power supply voltage [V]
- \( UVBS \): high-side under voltage lockout threshold [V]
- 1.5: voltage drop in the bootstrap charging diode D_{BS}

Often the IRS2452AM uses hard clipping condition. The continuous high-side ON duration could endure as long as it is half of the lowest audio frequency, tens of milliseconds. A typical application uses a 22 \( \mu \)F CBS to support low audio frequency clipping. A ceramic capacitor (X7R, X5R or X5S type) or aluminium electrolytic capacitor with 25 V or higher voltage rating is recommended. Since the bootstrap capacitor sees the VCC supply voltage, a ceramic capacitor (X7R, X5R or X5S type) or aluminium electrolytic capacitor with 25 V or higher voltage rating is recommended.
8.4.3 Choosing bootstrap diode

Use a bootstrap charging diode with voltage rating of 1.5 x the maximum bus voltage. In order to charge the bootstrap capacitor a very short low-side ON period with a high PWM modulation ratio and a fast recovery diode type (trr<50 ns) is recommended.
8.4.4 Charging V_{BS} prior to start

For proper start-up in a self-oscillating PWM configuration, precharging the bootstrap supply V_{BS} prior to PWM start-up ensures that the oscillation can start with either high side or low side first. A charging resistor R_{CHARGE}, inserted between the positive supply bus and VB, charges C_{BS} prior to switching as shown in figure 33. The minimum resistance of R_{CHARGE} is limited by the maximum continuous ON duration of the high side MOSFET. When the high-side MOSFET is on, R_{CHARGE} drains the bootstrap power supply together with the quiescent current I_{QBS} so it reduces holding up time.

The maximum resistance of R_{CHARGE} is limited by the current charge capability of the resistor during startup:

\[ I_{CHARGE} > I_{QBS} \]

where

- \( I_{CHARGE} = \) the current through R_{CHARGE}
- \( I_{QBS} = \) the high side supply quiescent current, 1 mA

The pre-charging current flows into the speaker load. A balancing resistor R_{BALANCE} and a dummy load R_{DUMMY} reduces the DC current flows in to the load.

![Figure 33 Pre-charging bootstrap supply](image-url)
8.5 Start-up/power-down sequence (UVLO)

The protection control block in the IRS2452AM monitors the status of $V_{AA}$ and $V_{CC}$ to ensure that both voltage supplies are above their respective UVLO (under-voltage lockout) thresholds before beginning normal operation. If either $V_{AA}$ or $V_{CC}$ is below the under voltage threshold, LO and HO are disabled in shutdown mode until both $V_{AA}$ and $V_{CC}$ rise above their voltage thresholds.

As soon as $V_{AA}$ or $V_{CC}$ falls below its UVLO threshold, protection logic in the IRS2452AM turns off LO and HO, shutting off the power MOSFETs.

8.6 Power supply decoupling

Due to the analog circuitry in the IRS2452AM, careful attention must be given to decoupling the power supplies for proper operation of the IC. Ceramic capacitors (minimum of 0.1 μF) or aluminium capacitors (minimum of 1 μF) should be placed close to the power supply pins of the IC on the board. Due to large capacitance variations, Y5V dielectric or similar type ceramic capacitors are not recommended.

Refer to the application note AN-978 for general design considerations of a high voltage gate driver IC.
9 Board layout considerations

Reliability of products in the PQFN package is subject to the board mounting process. The Soldering process is critical. Refer to Application Note AN-1170 Audio IC Board Mounting Application Note for specific footprint design and soldering methods.

9.1 Board layout plan

There are functional blocks that generate noise and there are functional blocks that are sensitive to noise. The PCB designer should identify them and find out the best component placement based on these facts as well as mechanical and thermal requirements.

Noise sensitive functions:
- The audio input circuitry, especially IN+ and IN-
- Clock input

Noise generating functions:
- The gate driver stage, especially VB, CSH and VS
- The MOSFET stage

![Diagram of IRS2452A Class D Amplifier Control IC](image)

**Figure 35** Noise mapping of IRS2452AM application

It is important to properly locate the ground planes to obtain good audio performance. Since each functional block within the IR43xx refers to different potentials, it is recommended to apply three reference potentials, analog, gate drive and power grounds.

Figures 36 is a PCB layout example used with the IRAUDAMP23 reference design. Note that there is no overlap between the input GND plane and the noisy switching nodes: VS1, VS2 and high side components. Stray
inductance in the VS connection is less influential than VP and VN so prioritize these power supply traces. Prioritise +B to –B power traces for minimum impedance.

Figure 36  Noise mapping of IRS2452AM PCB design example

9.2 Analog ground

The input analog section is referenced to the signal ground, or GND, which should be a quiet reference node for the audio input signal. The peripheral circuits in the floating input section such as CSD and COM pins refer to this ground. These nodes should all be separated from the switching stages of the system. In order to prevent potential capacitive coupling to the switching nodes, use a ground plane only in this part of the circuit. Do not share the signal ground plane with the gate driver or power stages unless there is a dedicated layer for GND plane.
9.3 Gate driver reference

The gate driver stage of the IRS2452AM is located between pins 13 and 30 and is referenced to the negative bus voltage, COM. This is the substrate of the IC and acts as ground. Although the negative bus is a noisy node in the system, both of the gate drivers refer to this node. Therefore, it is important to shield the gate drive stages with the negative bus voltage so that all the noise currents due to stray capacitances flow back to the power supply without degrading signal ground.

9.4 Power ground

Power ground is the ground connection that closes the loops of the bus capacitors and inductor ripple current circuits. Separate the power ground and input signal grounds from each other as much as possible to avoid common stray impedances.

Figure 37 illustrates how to lay out reference planes. The power GND plane should include a negative bus capacitor. The power reference plane should include Vcc. Also, use distinctly different symbols for the different grounds.

For further board layout information, refer to AN-1135, PCB Layout with IR Class D Audio Gate Drivers.
10 Thermal considerations

The major power dissipation of the IRS2452A comes from the high voltage levelshifter inside and is proportional to the high voltage bias voltage to the VS nodes and the PWM frequency.

**Figure 38** Supply voltage vs. power dissipation at 325kHz

Figure 39 shows operational supply voltage ranges that meet Tc < 100°C on the IRAUDAMP23 board operating at 325kHz PWM frequency.

**Figure 39** Ambient temperature vs. high voltage supply voltage for Tc<100°C
Revision History

Major changes since the last revision

<table>
<thead>
<tr>
<th>Page or Reference</th>
<th>Description of change</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oct 13, 2017</td>
<td>First draft</td>
</tr>
<tr>
<td>Rev. 1.0 Jan 18, 2018</td>
<td>Initial release</td>
</tr>
<tr>
<td>Rev. 1.5 Oct 31, 2018</td>
<td>Added thermal considerations</td>
</tr>
</tbody>
</table>