

Application Note

Cell Supervision Circuit (CSC) using TLE9012AQU & TLE9015QU

About this document

Application schematic for multi-cell monitoring and balancing ICs TLE9012AQU & TLE9015QU designed for Li-ion battery packs used in hybrid electric vehicles (HEV), plug-in hybrid electric vehicles (PHEV), battery electric vehicles (BEV) as well as in stationary Lithium-Ion batteries.

Components:

- RC filter for 16 bit high resolution ADC measurement
- Balancing resistors allowing passive balancing up to 150 mA balancing current
- EMC network for BCI robustness
- iso UART Communication Interface requires external circuit for robust serial communication between CSCs with up to 2 Mbps
- Buffer caps and other supporting components at the CSC input pins

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

Table of Contents

	About this document	1
	Table of Contents	2
1	Application schematic of one Cell Supervision Circuit (CSC)	3
1.1	BOM - EMC, filter and balancing network	4
1.2	BOM communication circuit between Cell Supervision Circuit	6
1.3	BOM of other supporting components for Cell Supervision Circuit	7
1.4	Layout guideline	8
1.5	Guidance for unused pins	10
1.5.1	Unused input pins	10
1.5.2	Unused output pins	10
1.5.3	NC Pin 32	10
1.6	Use of CSC with less than 12 cells	11
2	Application schematic transceiver circuit	13
2.1	BOM communication circuit	13
2.2	BOM of other supporting components	14
3	CSC Infineon evaluation board	15
4	Transceiver Infineon evaluation board	16
5	Typical chip performance	17
6	EEPROM	18
7	13 wire setup	20
8	iso UART communication interface	21
8.1	Introduction	21
8.2	Physical layer overview	21
8.3	iso UART measurement point	22
8.4	Capacitive coupled signals	23
8.5	Transformer coupled signals	24
9	Revision History	31

Application schematic of one Cell Supervision Circuit (CSC)

1 Application schematic of one Cell Supervision Circuit (CSC)




Figure 1 Schematic of one CSC

Application schematic of one Cell Supervision Circuit (CSC)

1.1 BOM - EMC, filter and balancing network

Table 1 BOM - EMC, filter and balancing network

		Status as is on Evaluation-Board			Possible optimization for series development	Layout hints and general comments
	Pin function	Value	Package	Characteristics		
C_F	Filter capacitors	330 nF	SM0603	16 V, Open Mode principal preferred	Other voltage characteristics e.g. 10 V also possible and can be reduced to e.g. 0402.	Should be placed as close as possible to the U_x pins, especially important for C_F between U11 and U12 (see Chapter 1.4).
C_{FB}	Filter capacitors	100 nF	SM0402	50 V, Open Mode principal preferred	Other voltage characteristics e.g. 10 V also possible.	Please adjust this capacitor value accordingly if you want to change the balancing resistor value to keep τ constant.
R_F	Filter resistors	5.1 Ω	SM1206	Anti surge	Can be reduced to e.g. 0805. Please take maximum peak currents during hot plug event into account when choosing resistor package and type.	ADC input impedance during measurement conversion is typically 200 k Ω . This value can be used to calculate the voltage drop over that resistor during measurement conversion.
C_{U12P}	Filter capacitor	100 nF	SM0805	100 V, Open Mode principal preferred	Can be reduced to e.g. 0603.	
C_{EMC}	EMC network	1 nF	SM0805	100 V, Open Mode principal preferred	Can be reduced to e.g. 0603.	Optional. This capacitor can be helpful for EMC. It depends on the system setup incl. board layout, BCI injection point etc. whether this is really needed. The capacitor should be placed close to the connector of the sensing wire.

Application schematic of one Cell Supervision Circuit (CSC)
Table 1 BOM - EMC, filter and balancing network

		Status as is on Evaluation-Board			Possible optimization for series development	Layout hints and general comments
	Pin function	Value	Package	Characteristics		
R_{BAL}	Balancing resistors	56 Ω	SM1210		Resistor value in parallel setup is made for max. 150 mA balancing current. Can be optimized based on balancing current requirements.	
R_{VS}	Input resistor VS	5.1 Ω	SM1206	Anti-surge	Can be reduced to e.g. 0805. Please take maximum peak currents during hot plug event into account when choosing resistor package and type.	

Application schematic of one Cell Supervision Circuit (CSC)

1.2 BOM communication circuit between Cell Supervision Circuit

Table 2 BOM communication circuit between Cell Supervision Circuit

		Status as is on Evaluation-Board			Possible optimization for series development	Layout hints and general comments
	Pin function	Value	Package	Characteristics		
$C_{isoUART_F}$	EMC network	220 pF	SM0603	100 V	Can be reduced to e.g. 10 V and different package e.g. 0402.	The $C_{isoUART_F}$ should be placed close to C_{EMC} (if used) and the common GND path should be as short as possible.
R_{SER}	iso UART network	39 Ω	SM0805			Please place this resistor close to the IC.
C_{SER}	iso UART network	1 nF	SM1206	500 V, $\pm 5\%$, COG	Can be reduced to e.g. 0805. It depends on the battery system requirement whether a 500 V voltage rating is needed. With no additional battery system requirement 100 V is sufficient.	Symmetric routing of communication lines improves the EMC robustness. For an improved EMC robustness we propose COG capacitors with $\pm 5\%$ tolerance.

Application schematic of one Cell Supervision Circuit (CSC)

1.3 BOM of other supporting components for Cell Supervision Circuit

Table 3 BOM of other supporting components for Cell Supervision Circuit

		Status as is on Evaluation-Board			Possible optimization for series development	Layout hints and general comments
	Pin function	Value	Package	Characteristics		
C_{VS}	Buffer capacitor VS	100 nF	SM0805	100 V	Can be reduced to e.g. 0603.	Should be placed as close as possible to the VS pin.
C_{VDDC}	Buffer capacitor VDDC	330 nF	SM0603	25 V	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the VDDC pin.
$C_{VREGOUT}$	Buffer capacitor	100 nF	SM0805	50 V	Can be reduced to e.g. 10 V and can be reduced to e.g. 0603.	Should be placed as close as possible to the VREGOUT pin.
C_{T_IN}	Input capacitor	4.7 nF	SM0603	50 V	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the NTC connector pins.
C_{TMP_GND}	Temperature capacitor	10 nF	SM0603	50 V	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the TMP_GND pin.
R_{TMP_GND}	Temperature resistor	100 Ω	SM0603		Can be reduced to e.g. 0402.	
R_{TMP}	Temperature filter	100 Ω	SM1206		Optional temperature filter resistor. Can be reduced to e.g. 0603.	
C_{TMP}	Temperature filter	10 nF	SM0603	50 V	Optional temperature filter capacitor. Can be reduced to e.g. 0402, 10 V.	Should be placed as close as possible to the TMPx pins.
R_{PullDn}	Pull down resistor	33 k Ω	SM0603		Can be reduced to e.g. 0402.	

Application schematic of one Cell Supervision Circuit (CSC)

1.4 Layout guideline

The filter capacitors C_F should be placed as close as possible to the TLE9012AQU pins. This is especially important for channel #11 to enable an accurate voltage measurement. **Figure 2** shows an example where the filter capacitor should be placed next to the IC pins (U11, U12).




Figure 2 Channel 11 layout guideline

Furthermore, VS and U12 should be separated by routing them away from each other. This is necessary to reduce disturbances (see **Figure 3**).

A micrograph of a circuit board showing various components and traces. A black arrow labeled "U12" points to a specific component. A red arrow labeled "VS" points to a red trace. The board features numerous components, including capacitors (C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100), resistors (R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100), and integrated circuits (U1, U2, U3, U4, U5, U6, U7, U8, U9, U10, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, U24, U25, U26, U27, U28, U29, U30, U31, U32, U33, U34, U35, U36, U37, U38, U39, U40, U41, U42, U43, U44, U45, U46, U47, U48, U49, U50, U51, U52, U53, U54, U55, U56, U57, U58, U59, U60, U61, U62, U63, U64, U65, U66, U67, U68, U69, U70, U71, U72, U73, U74, U75, U76, U77, U78, U79, U80, U81, U82, U83, U84, U85, U86, U87, U88, U89, U90, U91, U92, U93, U94, U95, U96, U97, U98, U99, U100). The board is populated with various components, including capacitors, resistors, and integrated circuits, connected by a complex network of red and blue traces.

Figure 3 Routing VS and U12

Application schematic of one Cell Supervision Circuit (CSC)**1.5 Guidance for unused pins****1.5.1 Unused input pins**

All unused input pins shall be connected to GND in the following way.

Input pins:

- TMP0 ... TMP4: directly to GND
- PWM1, PWM0: 33 k Ω to GND (package size e.g. 0603), resistor can be shared.
- GPIO0/UART_LS, GPIO1/UART_HS: 33 k Ω to GND (package size e.g. 0603), resistor from PWM0, PWM1 can be shared here.

1.5.2 Unused output pins

All unused output pins shall stay left open.

Output pins:

- ERR

1.5.3 NC Pin 32

The NC pin 32 shall be connected to GND.

Application schematic of one Cell Supervision Circuit (CSC)

1.6 Use of CSC with less than 12 cells

Unused channels shall be connected to the negative potential of the lowest used cell. The connection can be made either directly at the pin ([Figure 4](#)) or at the connector ([Figure 5](#)).




Figure 4 TLE9012AQU (12 Channel) CSCs connected to 11 cells (Pin)

Application schematic of one Cell Supervision Circuit (CSC)




Figure 5 TLE9012AQU (12 Channel) CSCs connected to 11 cells (Connector)

Application schematic transceiver circuit

2 Application schematic transceiver circuit




Figure 6 Schematic of the transceiver

2.1 BOM communication circuit

Table 4 BOM communication circuit

	Pin function	Status as is on Evaluation-Board			Possible optimization for series development	Layout hints and general comments
		Value	Package	Characteristics		
R_{SER}	iso UART network	39 Ω	SM0805			
C_{SER}	iso UART network	1 nF	SM1206	500 V	100 V can be used since transformer is making the galvanic isolation; 0805 package can be used.	
R_N	iso UART network	510 Ω	SM0805			

Application schematic transceiver circuit

Table 4 BOM communication circuit

		Status as is on Evaluation-Board			Possible optimization for series development	Layout hints and general comments
	Pin function	Value	Package	Characteristics		
L	Transformer			Sumida CEP99P, Pulse HM2106ZNL		
R_{UART}	UART network	1 k Ω	SM0603			

2.2 BOM of other supporting components

Table 5 BOM communication circuit

		Status as is on Evaluation-Board			Possible optimization for series development	Layout hints and general comments
	Pin function	Value	Package	Characteristics		
C_{VREGOUT}	Buffer capacitor	100 nF	SM0603	50 V	Can be reduced to e.g. 0402.	Should be placed as close as possible to the VREGOUT pin.
C_{VDDC}	Buffer capacitor	330 nF	SM0805	25 V	Can be reduced to e.g. 10 V and can be reduced to e.g. 0402.	Should be placed as close as possible to the VDDC pin.
C_{VIO}	Buffer capacitor	100 nF	SM0805	50 V	Can be reduced to e.g. 10 V and can be reduced to e.g. 0603.	Should be placed as close as possible to the VIO pin.
C_{VS}	Buffer capacitor	100 nF	SM0805	50 V		Should be placed as close as possible to the VS pin.
R_{VS}	Buffer resistor	5.1 Ω	SM1206			
R_{ERR}	Error output	1.5 k Ω	SM0402			

CSC Infineon evaluation board

3 CSC Infineon evaluation board

Physical dimensions: (9.2 x 9.0) cm




Figure 7 3D Image of CSC evaluation board

Transceiver Infineon evaluation board

4 Transceiver Infineon evaluation board




Figure 8 3D Image of transceiver evaluation board

Typical chip performance

5 Typical chip performance




Figure 9 Digital noise filter response




Figure 10 Typical R_{BAL_DSON} vs temperature




Figure 11 Typical I_{VS_idle} vs temperature

EEPROM

6 EEPROM

If additional memory is required, an EEPROM can be connected to the TLE9012AQU. The two GPIO pins of the TLE9012AQU can be used for the communication with the memory using bit banging to emulate I2C.

Memory requirements:

- I2C interface
- Max. operating current: $I_{VIO_comm}^{1)}$
- Supply voltage: $V_{Vregout}^{1)}$
- The minimum clock frequency must be taken into account when choosing the memory. Since the emulation of I2C using bit banging is slow, the minimum clock frequency of the memory should be small.




Figure 12 TLE9012AQU connected to EEPROM

Note: Instead of using the VREGOUT pin to supply the EEPROM, a third GPIO pin (e.g. PWM0) can be used to supply the memory. If the pin is set to HIGH, the memory is supplied. In case of the pin is set to LOW, the memory is removed from the supply. This is beneficial to reduce the supply current.

Depending on the EEPROM used, a defined bit sequence as well as the memory address and the data to be stored must be sent. An example sequence for a write is shown in [Figure 13](#).




Figure 13 SDA sequence to write one byte

1) Defined in the TLE9012AQU DS

EEPROM

The control byte and the address bytes depend on the used memory. With the shown sequence, it takes ~ 15 ms to write one byte.

The bit sequence to read one byte is similar to the write sequence. After the memory specific control byte and address bytes, the memory responds with the control byte and the requested data.




Figure 14 SDA sequence to read one byte

With the shown sequence, it takes ~ 18 ms to read one byte.

13 wire setup

7 13 wire setup

The TLE9012AQU can be also used in a 13 wire setup (the 15 wire setup is shown in [Figure 1](#)). This means supply and sensing current share one wire for the top and bottom cell.

The 13 wire setup influences the CVM accuracy of the top and bottom cell due to the additional voltage drop forced by the supply current over these wires. A real 15 wire setup (sensing and supply current have separate wires) is used as a reference measurement to have a reference setpoint for CVM accuracy.

For the voltage stability required (dynamic & static), real Li-Ion cells (LFP $R_i < 10 \text{ m}\Omega$) are used. The intrinsic setup accuracy is 0.5 mV.

[Figure 15](#) show the difference between the 13 wire and the 15 wire setup for the CVM accuracy. The cable length from the Li-Ion cells to the BMS Demo Board is 20 cm (3 BMS Demo Board were tested).




Figure 15 CVM accuracy Δ 13/15 wire setup with 20 cm cable length

Due to the setup, the differences for a 13 and 15 wire setup are practically negligible (difference in the range of setup accuracy). As the path from cell to Demo Board is very low ohmic, the supply current has practically no influence.

[Figure 16](#) shows the CVM results for the Demo Board #2 with an increased cable length (cell-to-board) of 1.5 m.




Figure 16 CVM accuracy Δ 13/15 wire setup with 1.5 m cable length

The comparison of [Figure 15](#) and [Figure 16](#) is showing the corner channel effect clearly on channel 1 and channel 12.

The effect due to the 13 wire setup (voltage drop over cable) is measureable and equal for the top and bottom channels. The strenght of the effect depends on the setup (cable length, connectors, fuses, voltage stability of source, etc.) and needs to be verified in the real application (in a real car battery).

If the offset at the top and bottom cells in the real car battery is too large to accept, it could also be compensated at the microcontroller as the offset is fixed by system characteristics.

iso UART communication interface

8 iso UART communication interface

8.1 Introduction

The iso UART protocol is based on a two wire, differential, half duplex physical layer, which the Infineon Battery Management ICs use to communicate between slaves. A more detailed description can be found in the device datasheet.

The following section discusses the datasheet specs and how to interpret the iso UART waveforms at different points on the iso UART circuitry for robust communication between the slaves.

8.2 Physical layer overview

The datasheet specification states the threshold level for the iso UART analog receiver interface to convert the analog physical signals to useful digital signals for the bus timing protocol.

iso UART current threshold HIGH indicates the positive edge level to trigger a digital “1” signal.

iso UART current threshold LOW indicates the negative edge level to trigger a digital “0” signal.

Figure 17 shows how the iso UART interfaces are configured in the Master on Bottom (MOB) topology. In this topology, the low side interface is configured as receiver mode (RX) which receives the iso UART physical signals and translates them to digital signals for further interpretation. The high side interface is then configured as transmitter mode (TX) which drives the digital signal out into the physical link.




Figure 17 Master on Bottom communication

The physical and digital signals are illustrated as an example in **Figure 18**.

iso UART communication interface




Figure 18 iso UART digital and analog signals

8.3 iso UART measurement point

In order to enable slave # 2 to propagate the correct digital signals at its iso UART TX interface, the analog signals at its RX pins must meet the threshold requirements (blue dash line). Measured at point B with respect to ground as shown in [Figure 19](#), the negative signal must cross the blue line $I_{\text{isoUART_th_LOW max.}} \cdot (R_{\text{on}} + R_{\text{SER}})$ to trigger a digital “0”. For a digital “1” to be successfully triggered, the positive edge signal must cross the blue line $I_{\text{isoUART_th_HIGH max.}} \cdot (R_{\text{on}} + R_{\text{SER}})$.




Figure 19 iso UART signal threshold level interpretation at Point B

If the signal is measured at Point A (directly at IC pin) with respect to ground, the threshold level should be reduced by the value R_{SER} . See [Figure 20](#).

iso UART communication interface




Figure 20 iso UART signal threshold level interpretation at Point A

8.4 Capacitive coupled signals

For capacitive signals, the guideline is to follow the requirements illustrated in [Figure 19](#) or [Figure 20](#) depending on the measurement point.

[Figure 21](#) gives an example of the typical application use case in Infineon Sensing IC evaluation board. The C_{SER} and R_{SER} used is 1 nF and 39 Ω respectively. R_{SER} is preferred to be fixed at 39 Ω and the user can tune the C_{SER} to meet the threshold requirement. This tuning may have an impact on the EMC performance, therefore it should be evaluated to fulfill the EMC system level requirements by the user in the final system.

In this figure, we can see that the green signals at the slave iso UART receiver input meet the threshold requirements and the slave is able to transmit the correct red digital signals at its corresponding iso UART TX interface.

iso UART communication interface




Figure 21 Capacitive coupled iso UART signals between 2 slaves

8.5 Transformer coupled signals

Due to the isolation requirement, it may be necessary to implement a transformer between the low voltage and high voltage domain boards (see [Figure 22](#)). In such an application scenario, the iso UART signals have a high tendency to oscillate due to the introduction of high inductance in the communication link.

Note: The information given is as a hint for the implementation of the Infineon Technologies components only and shall not be regarded as any description or warranty of a certain functionality, conditions or quality of the Infineon Technologies component(s). Infineon recommends verifying the transformer selection and tuning also under system level EMC requirements within the real application environment.




Figure 22 Transformer based circuitry at transceiver

Within a bit duration ($1/BR_{\text{isoUART}}$), the oscillating iso UART signal should not cross the prohibited threshold $I_{\text{isoUART_th_HIGH min.}} \cdot (R_{\text{on}} + R_{\text{SER}})$ or $I_{\text{isoUART_th_LOW min.}} \cdot (R_{\text{on}} + R_{\text{SER}})$ to avoid false triggering of the digital signal. The oscillation can be damped by adding damping resistors R_{NX} as shown in [Figure 22](#).

iso UART communication interface




Figure 23 Transformer coupled signal at Point B

Figure 24 shows how the damping resistor affects the oscillation waveform. A smaller resistor is able to damp the oscillation better but is also making the first spike narrower.




Figure 24 iso UART waveforms with different damping resistors

The iso UART physical layer thresholds ($I_{\text{isoUART_th_HIGH min.}}$, $I_{\text{isoUART_th_HIGH max.}}$, $I_{\text{isoUART_th_LOW min.}}$, $I_{\text{isoUART_th_LOW max.}}$) are defined in the datasheet. A high sensitivity current probe can be used to measure the iso UART current in one of the iso UART communication wires (see Figure 25). In cases where an iso UART current measurement is not possible, the iso UART voltage measurement can be realized with normal oscilloscope probes.

iso UART communication interface

Note: A differential voltage measurement at the R_{SER} (39R) resistor (the differential voltage needs to be divided by $39\ \Omega$) is a very good way to measure the current which passes the receiver. If a current probe is used (which is better than just measure the single ended voltage at the iso UART pin), a higher current will be measured (because a part of this current is shorted by EMC caps $C_{isoUART_F}$ and does not pass the receiver).




Figure 25 Current probe measurement_b

The iso UART current waveform can be used to determine the overdrive current I_{od} and the pulse duration t_{pulse} (see [Figure 26](#)).




Figure 26 iso UART waveform

The resulting I_{od} should fall on the upper right part of the graph in [Figure 27](#) to ensure that bits are correctly detected.

iso UART communication interface





Figure 27 Overdrive current

For example in [Figure 29](#), a peak voltage of 17 mV is measured. It leads to a i_{od} of $(17 - 6.25) \text{ mV} = 10.75 \text{ mV}$ and a pulse duration t_{pulse} of 50 ns. This value is on the upper right side of the graph and the bit will be correctly detected.

Note: The iso UART propagation delay increases the closer the overdrive current i_{od} is to the pulse detection curve ([Figure 27](#)). Therefore, the max. $t_{isoUART_prop_del}$ for the smallest i_{od} is shown in [Figure 28](#).

Figure 28 iso UART propagation delay $t_{isoUART_prop_del}$ max.

iso UART communication interface

Figure 29 and Figure 30 show the current waveform of the iso UART communication with two different transformers (Sumida CEP99P, Pulse HM2116ANL) and R_{NL}/R_{NR} set to 510 Ω (2x510R damping resistor).



Figure 29 iso UART current probe measurement - CEP99P (2x510R)




Figure 30 iso UART current probe measurement - HM2116ANL (2x510R)

iso UART communication interface

The waveform in **Figure 31** for the transformer CEP99P from Sumida with 2x510R damping resistor shows the reference waveform which has been tested with corner samples.




Figure 31 Transformer CEP99P with 2x510R damping resistor

Figure 32 shows the positive pulse with a Pulse HM2116ANL transformer with 2x510R. As a guideline, a pulse duration of 40 ns over the temperature range of the application is recommended.




Figure 32 Transformer HM2116ANL with 2x510R damping resistor

iso UART communication interface

Figure 33 shows the iso UART waveform measurement at Point B from two different transformer evaluations. The yellow waveform shows the waveform from Pulse HM2116ANL while the green waveform shows the transformer from Sumida CEP99P. Both transformers have 2x510R damping resistor mounted.




Figure 33 Transformer iso UART waveforms comparison

Revision History**9 Revision History**

Revision	Date	Changes
1.3	2020-04-03	Editorial changes Chapter 5 Typical chip performance added Chapter 6 EEPROM added Chapter 7 13 wire setup added Chapter 8.5 Transformer coupled signals added
1.2	2019-10-23	Minor fixes
1.1	2018-12-17	Added chapter unused pins, added chapter use less than 12 cells, added layout hints, small fixes
1.0	2018-10-31	Initial Draft

Trademarks of Infineon Technologies AG

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-04-03

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2020 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.