


**Schematic modified for  
CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure - AWS Wi-Fi BT Pioneer Kit**

**CYW9-BASE-01 Pioneer Baseboard**


CONTENTS	
PAGE	DESCRIPTION
01	Title Page
02	Functional Block Diagram
03	Power Supply Block Diagram
04	Power Supply (1)
05	Power Supply (2)
06	KitProg3 Controller
07	KitProg3 Power and Headers
08	Carrier Module Power
09	Carrier Module Signals
10	Peripherals
11	Expansion Headers & Memory
12	microSD card and Accessories
13	Revision History

**Drawing Numbers**

PCBA	121-60579-01
PCB	600-60552-01
FAB DRW	610-60552-01
ASSY DRW	620-60552-01
SCH DRW	630-60552-01

		<b>CYPRESS SEMICONDUCTOR</b> 198 CHAMPION COURT SAN JOSE, CA 95134 (408) 943-2600					
<b>CYPRESS SEMICONDUCTOR © 2020</b>							
<b>SCH Title : CYW9-BASE-01 Pioneer Baseboard</b>							
<b>Page Title : Title Page</b>							
Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>			
Date:	Tuesday, November 24, 2020		Sheet	1 of 13			

# CYW9-BASE-01 Functional Block Diagram



**CYPRESS**  
EMBEDDED IN TOMORROW™

CYPRESS SEMICONDUCTOR  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600


CYPRESS SEMICONDUCTOR © 2020

SCH Title : CYW9-BASE-01 Pioneer Baseboard

Page Title : Functional Block Diagram

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60552-01	TARE	RKAD	08
Date:	Thursday, August 06, 2020		Sheet	2 of 13

# Power Supply Section



**CYPRESS**  
EMBEDDED IN TOMORROW™








**CYPRESS SEMICONDUCTOR**  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

**CYPRESS SEMICONDUCTOR © 2020**

**SCH Title : CYW9-BASE-01 Pioneer Baseboard**

**Page Title : Power Supply Block Diagram**

Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>
Date:	Wednesday, September 23, 2020		Sheet	3 of 13






**CYPRESS SEMICONDUCTOR**  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

**CYPRESS SEMICONDUCTOR © 2020**




**SCH Title : CYW9-BASE-01 Pioneer Baseboard**

**Page Title : Power Supply (1)**



Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>
Date:	Thursday, August 06, 2020		Sheet	4 of 13




### P6\_VDD Current Measurement




### VDDIO\_WL & VDDIO2 Current Measurement




## PSoC 5LP based KitProg3




## Decoupling Capacitors




## Voltage Monitoring



## KitProg3 H/W Revision



## PMIC Enable Buffer



**CYPRESS**  
EMBEDDED IN TOMORROW™

**CYPRESS SEMICONDUCTOR**  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

**CYPRESS SEMICONDUCTOR © 2020**

**SCH Title : CYW9-BASE-01 Pioneer Baseboard**

**Page Title : KitProg3 Controller**

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60552-01	TARE	RKAD	08
Date:	Wednesday, September 23, 2020	Sheet	6 of 13	

[illegible]

Note: If R130 is loaded and external power is used, make sure to remove jumper shunt from J14 to prevent reverse voltage to on-board regulator.

UART\_1\_RX <<< R61 0 OHM ARD\_D1  
R116 0 OHM IO1  
No Load

UART\_1\_TX >>> R21 0 OHM ARD\_D0  
R115 0 OHM IO0  
No Load

B\_UART\_1\_CTS <<< R19 0 OHM ARD\_D2  
B\_UART\_1\_RTS >>> R18 0 OHM ARD\_D3

VTARG\_REF

C27  
1uF  
10V

TVS2  
ESD3V3D5-TP  
30kV  
No Load

J11  
1 2  
3 4  
5 6  
7 8  
9 10  
50MIL KEYED SMD

TMS\_SWDIO  
TCLK\_SWCLK  
TDO\_SWCL  
TDI  
XRES\_L\_MCU

Pin configuration diagram for the J12 connector. The diagram shows a 20-pin connector with pins 1 through 19 connected to a circuit. Pin 1 is connected to VTARG\_REF. Pins 3, 5, 7, 9, 11, 13, 15, 17, and 19 are connected to ground. Pins 2, 4, 6, 8, 10, 12, 14, 16, 18, and 20 are connected to various signals: TMS\_SWDIO, TCLK\_SWCLK, TDO\_SWO, TDI, XRES\_L MCU, TRACE\_CLK, TRACEDATA\_0, TRACEDATA\_1, TRACEDATA\_2, and TRACEDATA\_3. The connector is labeled J12 and HDR\_S 10x2. The text "No Load" is present below the connector.

The schematic diagram shows the FXMA108BQX microcontroller (U17) with the following connections:

- Power and Ground:**
  - P5LP\_VDD is connected to pin 20 (VCCB) and pin 1 (VCCA).
  - VDDIO\_WL is connected to pin 11 (OE).
  - VDDIO\_WL is connected to pin 10 (GND).
  - VDDIO\_WL is connected to pin 11 (OE).
  - VDDIO\_WL is connected to pin 10 (GND).
- I/O and Control:**
  - UART\_2\_TX is connected to pin 19 (B0).
  - UART\_2\_RX is connected to pin 18 (B1).
  - UART\_2\_RTS is connected to pin 17 (B2).
  - UART\_2\_CTS is connected to pin 16 (B3).
  - KP\_GPIO\_0 is connected to pin 15 (B4).
  - KP\_GPIO\_1 is connected to pin 14 (B5).
  - B\_UART\_2\_TX is connected to pin 2 (A0).
  - B\_UART\_2\_RX is connected to pin 3 (A1).
  - B\_UART\_2\_RTS is connected to pin 4 (A2).
  - B\_UART\_2\_CTS is connected to pin 5 (A3).
  - B\_KP\_GPIO\_0 is connected to pin 6 (A4).
  - TTP21 is connected to pin 7 (A5).
  - H is connected to pin 13 (B6).
  - GND is connected to pin 12 (B7).
  - OE is connected to pin 11 (OE).
  - FXMA108BQX is connected to pin 10 (GND).
- Resistors and Capacitors:**
  - 100K resistor (R136) is connected between P5LP\_VDD and UART\_2\_RTS.
  - 10K resistor (R98) is connected between VDDIO\_WL and pin 11 (OE).
  - 10K resistor (R99) is connected between VDDIO\_WL and pin 10 (GND).
  - 0 OHM resistor (R50) is connected between B\_KP\_GPIO\_0 and USER\_BTN\_2.
  - 1uF capacitor (C31) is connected between P5LP\_VDD and ground.
  - 1uF capacitor (C30) is connected between VDDIO\_WL and ground.

VDDIO\_WL

C62  
1uF  
10V

TVS3  
ESDV3D5-TP  
30kV  
No Load

J13

1 2  
3 4  
5 6  
7 8  
9 10

WL\_JTAG\_TMS  
WL\_JTAG\_TCLK  
WL\_JTAG\_TDO  
WL\_JTAG\_TDI  
WL\_JTAG\_TDO  
WL\_JTAG\_TDI  
WL\_JTAG\_TRST\_L

50MIL KEYED SMD  
No Load

R158 10K No Load TMS\_SWDIO  
 R157 10K No Load TCLK\_SWCLK  
 R112 10K No Load TDO\_SWO

**WL JTAG Pull-ups**

VDDIO\_WL

R111 10K No Load WL\_JTAG\_TMS

R79 10K No Load WL\_JTAG\_TCLK







R67 10K No Load WL\_JTAG\_TDO

The schematic diagram illustrates the UART2 module connections and termination. The signals and their corresponding components are as follows:

- B\_UART\_2\_TX** is connected to **R52** (48 Ohms) and **R48** (No Load). These are terminated to **0 OHM** at the **BT\_UART\_RXD** and **WL\_UART\_RX** pins.
- B\_UART\_2\_RX** is connected to **R53** (49 Ohms) and **R49** (No Load). These are terminated to **0 OHM** at the **BT\_UART\_TXD** and **WL\_UART\_TX** pins.
- B\_UART\_2\_RTS** is connected to **R54** (0 Ohms) and terminated to **0 OHM** at the **BT\_UART\_CTS** pin.
- B\_UART\_2\_CTS** is connected to **R55** (100K Ohms) and **R137** (No Load). These are terminated to **0 OHM** at the **BT\_UART\_RTS** pin.











Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>
Date:	Wednesday, September 23, 2020		Sheet	7 of 13



CYPRESS SEMICONDUCTOR © 2020				
SCH Title : CYW9-BASE-01 Pioneer Baseboard				
Page Title : Carrier Module Power				
Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>
Date:	Wednesday, September 23, 2020		Sheet	8 of 13
















**CYPRESS SEMICONDUCTOR**  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

**CYPRESS SEMICONDUCTOR © 2020**

**SCH Title : CYW9-BASE-01 Pioneer Baseboard**


**Page Title : Carrier Module Signals**

Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>
Date:	Wednesday, September 23, 2020	Sheet	9 of 13	




Note: P6\_VBUS will be powered using KP\_VBUS and hence will be limited in current based on other loads on the kit. Please remove R106 and connect an external power supply that supplies 5V @ 500mA for full USB host functionality.


## Arduino and Extended Headers




## Quad SPI Flash Memory Section



## Quad SPI F-RAM



## Arduino Header O/P



CYPRESS SEMICONDUCTOR © 2020

SCH Title : CYW9-BASE-01 Pioneer Baseboard

Page Title : Expansion Headers & Memory

Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>
Date:	Wednesday, September 23, 2020		Sheet	11 of 13

## 1

## REVISION HISTORY

REV	DESCRIPTION OF CHANGE	DATE
01	Initial Internal Release	2019/05/13
02	Internal Release	2019/05/21
03	Internal Release	2019/07/23
04	Internal Release	2019/08/08
05	Initial Release	2019/09/18
06	Internal Release	2019/12/09
07	1. Added optional jumper header J26 at VCC_3V3 output voltage selection between 3.3V and 2.5V 2. VCC of USB Device VBUS Detect is changed from VTARG to P6_VDD_BUF	2020/01/28
08	Loaded R133, R134 instead of R13, R14 Kit MPN is modified as CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure - AWS Wi-Fi BT Pioneer Kit	2020/08/06



**CYPRESS**  
EMBEDDED IN TOMORROW™

CYPRESS SEMICONDUCTOR  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2020

SCH Title : CYW9-BASE-01 Pioneer Baseboard

Page Title : Revision History

Size A4	Document Number <b>630-60552-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>08</b>
Date:	Thursday, August 06, 2020		Sheet	13 of 13