

USB Type-C Port Controller with Power Delivery and Dual I²C

General Description

CYPD1105 device belongs to Cypress’s CCG1 product family which provides a complete USB Type-C and USB Power Delivery port control solution. The scalable and reconfigurable core architecture of CCG1 enables a base Type-C solution that can scale to a complete USB Power Delivery with Alternate Mode mux support. CCG1 is also a Type-C cable ID IC for active and passive cables. The ARM® Cortex®-M0 CPU based core can use common open source firmware or custom solutions developed with common libraries and APIs.

Applications

- USB Type-C active and passive cables

Features

32-bit MCU Subsystem

- 48-MHz ARM Cortex-M0 CPU with 32-KB flash and 4-KB SRAM

Integrated analog blocks

- 12-bit, 1-Msps ADC for VBUS voltage and current monitoring

Integrated digital blocks

- Two configurable 16-bit TCPWM blocks
- Two I²C slaves

Type-C support

- Integrated transceiver (BB PHY)
- Supports routing of all protocols through an external mux

PD support

- Supports power delivery communication


Low power operation

- 1.8-V to 5.5-V operation
- Sleep 1.3 mA, Deep Sleep 1.3 µA

Packages

- 35-ball wafer-level CSP (WLCSP)

Figure 1. CCG1 Block Diagram [1, 2, 3, 4]



Notes

1. Timer, counter, pulse-width modulation block.
2. Serial communication block configurable as two I²C slaves.
3. Base band.
4. Termination resistor denoting an Electronically Marked Cable Assembly (EMCA).

Contents

Functional Definition	3	Ordering Code Definitions	14
CPU and Memory Subsystem	3	Packaging	15
System Resources	3	Package Diagram	16
GPIO	3	Acronyms	17
Pin Definitions	4	Document Conventions	18
Power	6	Units of Measure	18
Electrical Specifications	7	Revision History	19
Absolute Maximum Ratings	7	Sales, Solutions, and Legal Information	20
Device Level Specifications	7	Worldwide Sales and Design Support	20
Digital Peripherals	10	Products	20
Memory	11	PSoC® Solutions	20
System Resources	11	Cypress Developer Community	20
Applications in Detail	13	Technical Support	20
Ordering Information	14		

Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in the CCG1 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher performance processors such as the Cortex-M3 and M4, thus enabling upward compatibility. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and a Wakeup Interrupt Controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG; the debug configuration used for CCG1 has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The CCG1 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 1 wait-state (WS) access time at 48 MHz and 0-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

SRAM

A supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System

The power system is described in detail in the section [Power on page 6](#). It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (Brown-Out Detect (BOD)) or interrupts (Low Voltage Detect (LVD)). The CCG1 operates with a single external supply over the range of 1.8 to 5.5 V and has three different power modes: Active, Sleep, and Deep Sleep; transitions between modes are managed by the power system.

Serial Communication Blocks (SCBs)

The CCG1 has two SCBs, which can implement I²C interfaces. The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZ-I²C that creates a

mailbox address range in the memory of the CCG1 and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I²C peripheral is compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices, as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

The CCG1 is not completely compliant with the I²C spec in the following respects:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.
- Fast-mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8 mA I_{OL} with a V_{OL} maximum of 0.6 V.
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the Bus Load.
- If Address Match on External Clock is enabled (EC_AM = 1) along with operation in the internally clocked mode (EC_OP = 0), then its I²C address must be even.

GPIO

The CCG1 has 10 GPIOs, which are configured for various functions. Refer to the pinout tables for the definitions.

The GPIO block implements the following:

- Eight drive strength modes:
 - Analog input mode (input and output buffers disabled)
 - Input only
 - Weak pull-up with strong pull-down
 - Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes.
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode).
- Selectable slew rates for dV/dt related noise control to improve EMI.

During power-on and reset, the I/O pins are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network, known as a high-speed I/O matrix, is used to multiplex between various signals that may connect to an I/O pin.


Pin Definitions

Table 1 provides the pin definition #1 for 35-Ball WLCSP for the Cable/EMCA application. Refer to Table 20 for part numbers to package mapping.

Table 1. Pin Definitions for 35-Ball WLCSP for EMCA Cable Application				
Functional Pin Name	Ports	35-WLCSP Balls	Type	Description
CC1_RX	P1.0	C4	I	CC1 control 0: TX enabled z: RX sense
CC1_TX	P1.3	D7	O	Configuration Channel 1
SWD_IO	P3.2	D1	I/O	SWD I/O
SWD_CLK	P3.3	C1	I	SWD clock
I2C_2_SCL	P4.0	B1	I/O	I2C_2_clock signal
I2C_2_SDA	P4.1	B2	I/O	I2C_2_data signal
I2C_2_INT	P4.2	A2	O	I2C_2_interrupt
XRES	XRES	B6	I	Reset
VCCD	VCCD	A7	POWER	Connect 1-μF capacitor between VCCD and Ground
VDDD	VDDD	C7	POWER	VCONN supply
VDDA	VDDD	C7	POWER	VCONN supply
VSSA	VSSA	B7	GND	Analog ground pin
CC_VREF	P1.1	C5	I	Data reference signal for CC lines
ADC_BYPASS	P1.7	E7	I	Bypass Capacitor for internal analog circuits
I2C_1_SCL	P0.4	B3	O	I2C_1_clock signal
I2C_1_SDA	P0.5	A6	I/O	I2C_1_data signal
I2C_1_INT	P0.2	A4	O	I2C_1_interrupt
TX_REF_IN	P2.2	D3	I	Reference signal for internal use. Connect to TX_REF output via a 2.4K 1% resistor
TX_GND	P0.3	A3	I	Connect to GND via 2K 1% resistor
TX_REF_OUT	P1.4	D4	O	Reference signal generated by connecting internal current source to two 1K external resistors
RA_DISCONNECT	P2.3	E4	O	Optional control signal to remove RA after assertion of VCONN 0: RA disconnected 1: RA connected
VCONN_DET	P1.2	C6	I	Local VCONN detection signal 0: VCONN is not locally applied 1: VCONN is locally applied
CC1_LPREF	P0.1	A5	I	Reference signal for internal use. Connect to the output of resistor divider from VDDD.
RA_FAR_DISCONNECT	P2.4	E5	O	Optional control signal to remove RA after assertion of VCONN (NC for 2 chip/cable) 0: RA disconnected 1: RA connected
BYPASS	P1.5	D5	I	Bypass capacitor for internal analog circuits
CC1_LPRX	P0.0	C3	I	Configuration channel 1 RX signal for Low Power States
GPIO_1	P4.3	A1	I/O	General-purpose I/O

GPIO	Port	Pin	Direction	Function
GPIO_2	P2.6	E3	I/O	General-purpose I/O
GPIO_3	P0.6	B4	I/O	General-purpose I/O
GPIO_4	P0.7	B5	I/O	General-purpose I/O
GPIO_5	P3.4	C2	I/O	General-purpose I/O
GPIO_6	P3.1	D2	I/O	LED1
GPIO_7	P1.6	D6	I/O	LED2
GPIO_8	P3.0	E1	I/O	MUX1
GPIO_9	P2.7	E2	I/O	MUX2
GPIO_10	P2.5	E6	I/O	HOTPLUG_DET

Figure 2. 35-Ball WLCSP Pinout



Power


The following power system diagram shows the minimum set of power supply pins as implemented for the CCG1. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the VDDA input. There is a separate regulator for the Deep Sleep mode. There is a separate low-noise regulator for the bandgap. The supply voltage range is 1.8 to 5.5 V with all functions and circuits operating over that range.

The CCG1 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the CCG1 supplies the internal logic and the VCCD output of the CCG1 must be bypassed to ground via an external capacitor (in the range of 1 to 1.6 μF ; X5R ceramic or better). No voltage source should be applied to this pin.

VDDA and VDDD must be shorted together; the grounds, VSSA and VSS must also be shorted together. Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μF range in parallel with a smaller capacitor (0.1 μF , for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of bypass scheme is shown in [Figure 3](#).

Figure 3. 35-Ball WLCSP Example



Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[5]

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SSD}	-0.5	-	6.0	V	Absolute max
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	-0.5	-	1.95	V	Absolute max
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	-	V _{DDD} +0.5	V	Absolute max
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25.0	-	25.0	mA	Absolute max
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	-0.50	-	0.5	mA	Absolute max, current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-	V	-
BID46	LU	Pin current for latch-up	-200	-	200	mA	-

Device Level Specifications

All specifications are valid for -40 °C ≤ T_A ≤ 85 °C and T_J ≤ 100 °C for 35-CSP package option. Specifications are valid for 1.8 V to 5.5 V, except where noted.

Table 3. DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID53	V _{DDD}	Power supply input voltage	1.8	-	5.5	V	With regulator enabled
SID54	V _{CCD}	Output voltage (for core logic)	-	1.8	-	V	-
SID55	C _{EFC}	External regulator voltage bypass	1.0	1.3	1.6	μF	X5R ceramic or better
SID56	C _{EXC}	Power supply decoupling capacitor	-	1.0	-	μF	X5R ceramic or better
Active Mode, V_{DDD} = 1.8 to 5.5 V. Typical values measured at V_{DD} = 3.3 V.							
SID19	I _{DD14}	Execute from flash; CPU at 48 MHz	-	12.8	-	mA	T = 25 °C
SID20	I _{DD15}	Execute from flash; CPU at 48 MHz	-	-	13.8	mA	-
Sleep Mode, V_{DDD} = 1.8 to 5.5 V							
SID25A	I _{DD20A}	I ² C wakeup and comparators on	-	1.7	2.2	mA	-
Deep Sleep Mode, V_{DDD} = 1.8 to 3.6 V (Regulator on)							
SID31	I _{DD26}	I ² C wakeup on	-	1.3	-	μA	T = 25 °C, 3.6 V
SID32	I _{DD27}	I ² C wakeup on	-	-	50.0	μA	T = 85 °C
Deep Sleep Mode, V_{DDD} = 3.6 to 5.5 V							
SID34	I _{DD29}	I ² C wakeup	-	15.0	-	μA	T = 25 °C, 5.5 V
XRES Current							
SID307	I _{DD_XR}	Supply current while XRES asserted	-	2.0	5.0	mA	-

Note

5. Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	–	48.0	MHz	1.8 ≤ V _{DD} ≤ 5.5
SID49	T _{SLEEP}	Wakeup from sleep mode	–	0	–	μs	Guaranteed by characterization
SID50	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	–	–	25.0	μs	24 MHz IMO. Guaranteed by characterization
SID52	T _{RESETWIDTH}	External reset pulse width	1.0	–	–	μs	Guaranteed by characterization

I/O

Table 5. I/O DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID57	V _{IH} ^[6]	Input voltage high threshold	0.7 × V _{DDD}	–	–	V	CMOS Input
SID58	V _{IL}	Input voltage low threshold	–	–	0.3 × V _{DDD}	V	CMOS Input
SID241	V _{IH} ^[6]	LVTTL input, V _{DDD} < 2.7 V	0.7 × V _{DDD}	–	–	V	–
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	–	–	0.3 × V _{DDD}	V	–
SID243	V _{IH} ^[6]	LVTTL input, V _{DDD} ≥ 2.7 V	2.0	–	–	V	–
SID244	V _{IL}	LVTTL input, V _{DDD} ≥ 2.7 V	–	–	0.8	V	–
SID59	V _{OH}	Output voltage high level	V _{DDD} – 0.6	–	–	V	I _{OH} = 4 mA at 3 V V _{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} – 0.5	–	–	V	I _{OH} = 1 mA at 1.8 V V _{DDD}
SID61	V _{OL}	Output voltage low level	–	–	0.6	V	I _{OL} = 4 mA at 1.8 V V _{DDD}
SID62	V _{OL}	Output voltage low level	–	–	0.6	V	I _{OL} = 8 mA at 3 V V _{DDD}
SID62A	V _{OL}	Output voltage low level	–	–	0.4	V	I _{OL} = 3 mA at 3 V V _{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	–
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	–
SID65	I _{IL}	Input leakage current (absolute value)	–	–	2.0	nA	25 °C, V _{DDD} = 3.0 V
SID65A	I _{IL_CTBM}	Input leakage current (absolute value) for analog pins	–	–	4.0	nA	–
SID66	C _{IN}	Input capacitance	–	–	7.0	pF	–
SID67	V _{HYSTTL}	Input hysteresis LVTTL	15.0	40.0	–	mV	V _{DDD} ≥ 2.7 V. Guaranteed by characterization

Note

 6. V_{IH} must not exceed V_{DDD} + 0.2 V.

Table 5. I/O DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID68	V _{HYS} CMOS	Input hysteresis CMOS	200.0	–	–	mV	V _{DDD} ≥ 4.5 V. Guaranteed by characterization
SID69	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	–	–	100.0	μA	Guaranteed by characterization
SID69A	I _{TOT_GPIO}	Maximum Total Source or Sink Chip Current	–	–	200.0	mA	Guaranteed by characterization

Table 6. I/O AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID70	T _{RISE} F	Rise time	2.0	–	12.0	ns	3.3 V V _{DDD} . Clload = 25 pF
SID71	T _{FALL} F	Fall time	2.0	–	12.0	ns	3.3 V V _{DDD} . Clload = 25 pF

XRES

Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	–	–	V	CMOS input
SID78	V _{IL}	Input voltage low threshold	–	–	0.3 × V _{DDD}	V	CMOS input
SID79	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	–
SID80	C _{IN}	Input capacitance	–	3.0	–	pF	–
SID81	V _{HYS} XRES	Input voltage hysteresis	–	100.0	–	mV	Guaranteed by characterization
SID82	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	–	–	100.0	μA	Guaranteed by characterization

Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Table 8. PWM AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID140	T _{PWMFREQ}	Operating frequency	–	–	48.0	MHz	–
SID141	T _{PWMPWINT}	Pulse width (internal)	42.0	–	–	ns	–
SID142	T _{PWMEXT}	Pulse width (external)	42.0	–	–	ns	–
SID143	T _{PWMKILLINT}	Kill pulse width (internal)	42.0	–	–	ns	–
SID144	T _{PWMKILLEXT}	Kill pulse width (external)	42.0	–	–	ns	–
SID145	T _{PWMEINT}	Enable pulse width (internal)	42.0	–	–	ns	–
SID146	T _{PWMENEXT}	Enable pulse width (external)	42.0	–	–	ns	–
SID147	T _{PWMRESWINT}	Reset pulse width (internal)	42.0	–	–	ns	–
SID148	T _{PWMRESWEXT}	Reset pulse width (external)	42.0	–	–	ns	–

I²C

Table 9. Fixed I²C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	–	–	10.5	μA	–
SID150	I _{I2C2}	Block current consumption at 400 kHz	–	–	135.0	μA	–
SID151	I _{I2C3}	Block current consumption at 1 Mbps	–	–	310.0	μA	–
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	–	–	1.4	μA	–

Table 10. Fixed I²C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	–	–	1.0	Mbps	–

Memory

Table 11. Flash DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID173	V _{PE}	Erase and program voltage	1.8	–	5.5	V	–

Table 12. Flash AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[7]	Row (block) write time (erase and program)	–	–	20.0	ms	Row (block) = 128 bytes
SID175	T _{ROWERASE} ^[7]	Row erase time	–	–	13.0	ms	–
SID176	T _{ROWPROGRAM} ^[7]	Row program time after erase	–	–	7.0	ms	–
SID178	T _{BULKERASE} ^[7]	Bulk erase time (32 KB)	–	–	35	ms	–
SID180	T _{DEVPROG} ^[7]	Total device program time	–	–	7.0	seconds	Guaranteed by characterization
SID181	F _{END}	Flash endurance	100 K	–	–	cycles	Guaranteed by characterization
SID182	F _{RET} ^[8]	Flash retention. T _A ≤ 55 °C, 100 K P/E cycles	20	–	–	years	Guaranteed by characterization
SID182A	–	Flash retention. T _A ≤ 85 °C, 10 K P/E cycles	10	–	–	years	Guaranteed by characterization
SID182B	–	Flash retention. 85 °C < T _A ≤ 105 °C, 10K P/E cycles	3	–	–	years	Guaranteed by characterization

System Resources

Power-on-Reset (POR) with Brown Out

Table 13. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID185	V _{RISEIPOR}	Rising trip voltage	0.80	–	1.45	V	Guaranteed by characterization
SID186	V _{FALLIPOR}	Falling trip voltage	0.75	–	1.40	V	Guaranteed by characterization
SID187	V _{IPORHYST}	Hysteresis	15.0	–	200.0	mV	Guaranteed by characterization

Table 14. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.64	–	–	V	Guaranteed by characterization
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.40	–	–	V	Guaranteed by characterization

Note

- It can take as much as 20 milliseconds to write to flash. During this time the device should not be Reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.
- Cypress provides a retention calculator to calculate the retention lifetime based on customers' individual temperature profiles for operation over the –40 °C to +105 °C ambient temperature range. Contact customer care@cypress.com.

SWD Interface

Table 15. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$	–	–	14.0	MHz	SWDCLK \leq 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.8\text{ V} \leq V_{\text{DD}} \leq 3.3\text{ V}$	–	–	7.0	MHz	SWDCLK \leq 1/3 CPU clock frequency
SID215	T_SWDI_SETUP	$T = 1/f\text{ SWDCLK}$	$0.25 \cdot T$	–	–	ns	Guaranteed by characterization
SID216	T_SWDI_HOLD	$T = 1/f\text{ SWDCLK}$	$0.25 \cdot T$	–	–	ns	Guaranteed by characterization
SID217	T_SWDO_VALID	$T = 1/f\text{ SWDCLK}$	–	–	$0.5 \cdot T$	ns	Guaranteed by characterization
SID217A	T_SWDO_HOLD	$T = 1/f\text{ SWDCLK}$	1	–	–	ns	Guaranteed by characterization

Internal Main Oscillator

Table 16. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	–	–	1000.0	μA	–

Table 17. IMO AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation	–	–	±2.0	%	With API-called calibration
SID226	T _{STARTIMO}	IMO startup time	–	–	12.0	μs	–
SID229	T _{JITRMSIMO3}	RMS Jitter at 48 MHz	–	139.0	–	ps	–

Internal Low-Speed Oscillator

Table 18. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID231	I _{ILO1}	ILO operating current at 32 kHz	–	0.30	1.05	μA	Guaranteed by characterization
SID233	I _{ILOLEAK}	ILO leakage current	–	2.0	15.0	nA	Guaranteed by design

Table 19. ILO AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	ILO startup time	–	–	2.0	ms	Guaranteed by characterization
SID236	T _{ILODUTY}	ILO duty cycle	40.0	50.0	60.0	%	Guaranteed by characterization
SID237	F _{ILOTRIM1}	32-kHz trimmed frequency	15.0	32.0	50.0	kHz	±60% with trim.

Ordering Information


The CCG1 part numbers and features are listed in [Table 20](#).

Table 20. CCG1 Ordering Information

Part Number ^[9]	Application	Type-C Ports ^[10]	Overcurrent Protection	Overvoltage Protection	Termination Resistor ^[11]	Role ^[12]	Package	Si ID
CYPD1105-35FNXIT	Active Cable, EMCA	1	No	No	R _a ^[13]	Cable	35-WLCSP	0494

Ordering Code Definitions

CY PD X X XX- XX XX X X X



- T = Tape and reel for CSP
- Temperature Range: I = Industrial
- Lead: X = Pb-free
- Package Type: FN = CSP
- Number of pins in the package
- 0X: OCP and OVP not supported, 1X: Reserved
- 2X, 3X: OCP and OVP supported
- Number of Type-C Ports: 1 = 1 Port, 2 = 2 Port
- Product Type: 1 = First-generation product family, CCG1
- Marketing Code: PD = Power delivery product family
- Company ID: CY = Cypress

Notes

9. All part numbers support: Input voltage range from 1.8 to 5.5 V. Industrial parts support -40 °C to +85 °C.
10. Number of USB Type-C Ports Supported .
11. Default V_{CONN} Termination.
12. PD Role.
13. Type-C Cable Termination.

Packaging

Table 21. Package Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Units
T _A	Operating ambient temperature		-40	25.00	85	°C
T _J	Operating junction temperature		-40	-	100	°C
T _{JA}	Package θ _{JA}		-	28.00	-	°C/Watt
T _{JC}	Package θ _{JC}		-	00.40	-	°C/Watt

Table 22. Solder Reflow Peak Temperature


Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
35-ball WLCSP	260 °C	30 seconds

**Table 23. Package Moisture Sensitivity Level (MSL),
 IPC/JEDEC J-STD-2**

Package	MSL
35-ball WLCSP	MSL 1

Package Diagram

Figure 5. 35-Ball WLCSP Package Outline, 001-93741



NOTES:

1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-93741 **

Acronyms

Table 24. Acronyms Used in this Document

Acronym	Description
ADC	analog-to-digital converter
API	application programming interface
AR/ARDP	Alpine Ridge/Alpine Ridge Dual Port
ARM®	advanced RISC machine, a CPU architecture
CC	Configuration Channel
CPU	central processing unit
DFP	Downstream facing port
EEPROM	electrically erasable programmable read-only memory
EMCA	electronically marked cable assembly
EMI	electromagnetic interference
ESD	electrostatic discharge
GPIO	general-purpose input/output, applies to a PSoC pin
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
I/O	input/output, see also GPIO
LVD	low-voltage detect
LVTTL	low-voltage transistor-transistor logic
MCU	microcontroller unit

Table 24. Acronyms Used in this Document (continued)

Acronym	Description
NC	no connect
NMI	nonmaskable interrupt
NVIC	nested vectored interrupt controller
OCP	overcurrent protection
OVP	overvoltage protection
PCB	printed circuit board
PHY	physical layer
POR	power-on reset
PRES	precise power-on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse-width modulator
RISC	reduced-instruction-set computing
RMS	root-mean-square
RX	receive
SCL	I ² C serial clock
SDA	I ² C serial data
SRAM	static random access memory
SWD	serial wire debug, a test protocol
TX	transmit
UFP	Upstream facing port
USB	Universal Serial Bus
XRES	external reset I/O pin

Document Conventions

Units of Measure

Table 25. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
Hz	hertz
KB	1024 bytes
kHz	kilohertz
kΩ	kilo ohm
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
MspS	megasamples per second
μA	microampere
μF	microfarad
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
V	volt

Revision History

Description Title: CYPD1105-35FNXIT Datasheet USB Type-C Port Controller with Power Delivery and Dual I ² C Document Number: 001-96497				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4664814	VGT	02/25/2015	New datasheet

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.