



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

How to Check the Ordering Part Number

1. Go to www.cypress.com/pcn.
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.

FR60, MB91460R Series, 32-bit Microcontroller Datasheet

MB91460R series is a line of the general-purpose 32-bit RISC microcontrollers designed for embedded control applications such as consumer devices and vehicle system, which require high-speed real-time processing. MB91460R series uses the FR60 CPU compatible with the FR family CPUs.

MB91460R series contains the LIN-USART and CAN controller.

Features

FR60 CPU core

- 32-bit RISC, load/store architecture, five-stage pipeline
- Maximum operating frequency: 80 MHz (oscillation frequency 4 MHz, 20 multiplier (PLL clock multiplication method))
- 16-bit fixed-length instructions (basic instructions)
- Instruction execution speed: 1 instruction per cycle
- Instructions including memory-to-memory transfer, bit manipulation instructions, and barrel shift instructions: Instructions suitable for embedded applications
- Function entry/exit instructions and register data multi load store instructions: Instructions supporting C language
- Register interlock function: Facilitating assembly-language coding
- Built-in multiplier with instruction-level support
Signed 32-bit multiplication: 5 cycles
Signed 16-bit multiplication: 3 cycles
- Interrupt (PC/PS saving): 6 cycles (16 priority levels)
- Harvard architecture enabling simultaneous execution of both program access and data access
- Instructions compatible with the FR family

Internal Peripheral Resources

- Flash memory capacity: 1088 Kbytes
- Internal RAM capacity: 0 Wait access 16 Kbytes + 1 Wait access 32 Kbytes + 16 Kbytes (Instruction/data common RAM)
- General-purpose port: Maximum 138 ports
- DMAC (DMA Controller)
Maximum of 5 channels for simultaneous operation is possible. (1 channel for external-to-external)
3 transfer sources (external pin/internal peripheral/software)
Activation source can be selected using software.
Addressing mode with 32-bit full address indication (increment/decrement/fixed)
Transfer mode (demand transfer/burst transfer/step transfer/block transfer)
Fly-by transfer support (between external I/O and memory)
Transfer data size selection 8/16/32-bit
Multi-byte transfer enabled (by software)
DMAC descriptor in I/O areas (200_H to 240_H, 1000_H to 1024_H)
- A/D converter (sequential comparison)
10-bit resolution: 16 channels
Conversion time: 3 μs (peripheral macro operation clock at 16.67 MHz)
- External interrupt input: 16 channels
- Pins shared with RX pins of CAN0 and CAN1
- Bit search module (for REALOS)

Function of searching for the first "0" data/ "1" data/change bit position in 1 word from the MSB (upper bit)


- LIN-USART (full duplex double buffer): 7 channels
Clock synchronous/asynchronous selectable
Sync-break detection
Internal dedicated baud rate generator
- I²C bus interface (400 kbps supported): 3 channels
Master/slave sending and receiving
Arbitration function, clock synchronization function
- CAN controller (C-CAN): 2 channels
Maximum transfer speed: 1 Mbps
32 sent/received message buffers
- 16-bit PPG timer: 8 channels
- 16-bit reload timer: 5 channels
- 16-bit free-run timer: 4 channels (1 channel each for ICU and OCU)
- Input capture: 4 channels (work with free-run timer)
- Output compare: 4 channels (work with free-run timer)
- Watchdog timer
Watchdog reset output pin available
- Real-time clock
- Low-power consumption mode: Sleep/stop/shutdown mode function
- Clock modulator

- Sub clock calibration
- Main oscillation stabilization wait timer
- Sub oscillation stabilization wait timer
- Package: LQFP-176 (FPT-176P-M07)
- CMOS 0.18 μm technology
- 3 V/5 V power supplies [Internal logic is kept at 1.8 V by step-down circuit, some I/Os have the withstand voltage of 5.0 V]
- Operating temperature range: between -40°C and $+85^{\circ}\text{C}$

Contents

1. Pin Assignment	4	7.1 Features	19
2. Pin Description	5	7.2 Internal Architecture	20
2.1 Power supply/GND pins.....	10	7.3 Programming Model	21
3. I/O Circuit Type	11	7.4 Registers	22
4. Handling Devices	14	8. Mode Setting	25
4.1 Preventing Latch-up.....	14	8.1 Mode Pins.....	25
4.2 Handling of unused input pins.....	14	8.2 Mode Register (MODR).....	25
4.3 Power supply pins.....	14	9. Memory Space	27
4.4 Crystal oscillator circuit.....	14	9.1 Memory Space.....	27
4.5 Notes on using external clock.....	14	9.2 Memory Map.....	28
4.6 Mode pins (MD0 to MD3).....	15	10. I/O Map	29
4.7 Power-on sequences for 3.3 V and 5 V.....	15	11. Interrupt Vector Table	54
4.8 Caution on operations during PLL clock mode.....	15	12. Electrical Characteristics	59
4.9 External bus setting.....	15	12.1 Absolute Maximum Rating.....	59
4.10 Pull-up control.....	15	12.2 Recommended Operating Conditions.....	61
4.11 Serial communication.....	15	12.3 DC Characteristics.....	62
4.12 Notes on PS register.....	16	12.4 AC Characteristics.....	64
5. Notes On Debugger	17	12.5 Electrical Characteristics for A/D Converter.....	75
5.1 Step execution of RETI instruction.....	17	13. Ordering Information	79
5.2 Break function.....	17	14. Package Dimension	80
5.3 Operand break.....	17	15. Main Changes in this Edition	81
6. Block Diagram	18	Document History	82
7. CPU and Control Unit	19		

1. Pin Assignment



Note:

(1) to (3) are 3.3 V/5 V pin supported pin, and can set 3.3 V and 5 V to the voltage in each block. I²C pin in (1) can be inputted at 5 V power supply. However, 3.3 V of the input threshold value is used as the standard value regardless of the power supply voltage. If 5 V is set in (1) or (2), also set 5 V to (3).

2. Pin Description

Pin no.	Pin name	I/O	I/O circuit type ^[1]	Description
2	P24_2	I/O	D	General-purpose input/output port
	INT2			External interrupt input pin
3	P24_3	I/O	D	General-purpose input/output port
	INT3			External interrupt input pin
4	P22_6	I/O Open Drain	C	General-purpose input/output port
	SDA1			I ² C bus DATA input/output pin
	INT15			External interrupt input pin
5	P22_7	I/O Open Drain	C	General-purpose input/output port
	SCL1			I ² C bus Clock input/output pin
6	P24_4	I/O Open Drain	C	General-purpose input/output port
	SDA2			I ² C bus DATA input/output pin
	INT4			External interrupt input pin
7	P24_5	I/O Open Drain	C	General-purpose input/output port
	SCL2			I ² C bus Clock input/output pin
	INT5			External interrupt input pin
8	P13_0	I/O	H	General-purpose input/output port
	DREQ0			DMA external transfer request input pin
9	P13_1	I/O	H	General-purpose input/output port
	DACK0			DMA external transfer acknowledgement output pin
10	P13_2	I/O	H	General-purpose input/output port
	DEOP0			DMA external transfer EOP (End of Process) output pin
15	P09_4	I/O	H	General-purpose input/output port
	CS4			Chip select 4 output pin
16	P09_3	I/O	H	General-purpose input/output port
	CS3			Chip select 3 output pin
17	P09_2	I/O	H	General-purpose input/output port
	CS2			Chip select 2 output pin
18	P09_1	I/O	H	General-purpose input/output port
	CS1			Chip select 1 output pin
19	P09_0	I/O	H	General-purpose input/output port
	CS0			Chip select 0 output pin
20	P11_0	I/O	H	General-purpose input/output port
	IORD			Read strobe output pin at DMA flyby transfer

Pin no.	Pin name	I/O	I/O circuit type ^[1]	Description
21	P11_1	I/O	H	General-purpose input/output port
	$\overline{\text{IOWR}}$			Write strobe output pin at DMA flyby transfer
22	P08_7	I/O	H	General-purpose input/output port
	RDY			External ready input pin
23	P08_6	I/O	H	General-purpose input/output port
	BRQ			External bus release request input pin
24	P08_5	I/O	H	General-purpose input/output port
	$\overline{\text{BGRNT}}$			External bus release reception output pin
25	P08_4	I/O	H	General-purpose input/output port
	$\overline{\text{RD}}$			External read strobe output pin
26	P08_1	I/O	H	General-purpose input/output port
	$\overline{\text{WR1}}$			External write strobe output pin (DQMU signal when using SDRAM)
27	P08_0	I/O	H	General-purpose input/output port
	$\overline{\text{WR0}}$			External write strobe output pin (DQML signal when using SDRAM)
28	$\overline{\text{NMI}}$	I	H	NMI (Non Maskable Interrupt) input pin
29	P10_6	I/O	H	General-purpose input/output port
	MCLKE			Clock enable output signal pin for SDRAM
30	P10_5	I/O	H	General-purpose input/output port
	MCLKI			Clock input pin for SDRAM
31	P10_4	I/O	H	General-purpose input/output port
	MCLKO			Clock output pin for SDRAM
32	P10_3	I/O	H	General-purpose input/output port
	$\overline{\text{WE}}$			External write enable signal pin
33	P10_2	I/O	H	General-purpose input/output port
	$\overline{\text{BAA}}$			Address advance output pin for burst mode FLASH memory
34	P10_1	I/O	H	General-purpose input/output port
	$\overline{\text{AS}}$			Address strobe output pin
35	P10_0	I/O	H	General-purpose input/output port
	SYSCLK			System clock output pin
39	X0	–	G	Clock (oscillation) input pin
40	X1	–	G	Clock (oscillation) output pin
42	X0A	–	G	Sub lock (oscillation) input pin
43	X1A	–	G	Sub lock (oscillation) output pin

Pin no.	Pin name	I/O	I/O circuit type ^[1]	Description
46 to 53	P01_0 to P01_7	I/O	H	General-purpose input/output ports
	D16 to D23			External data buses (D16 to D23)
54 to 56, 59 to 63	P00_0 to P00_7	I/O	H	General-purpose input/output ports
	D24 to D31			External data buses (D24 to D31)
64 to 71	P07_0 to P07_7	I/O	H	General-purpose input/output ports
	A00 to A07			External address buses (A00 to A07)
72, 75 to 81	P06_0 to P06_7	I/O	H	General-purpose input/output ports
	A08 to A15			External address buses (A08 to A15)
82 to 87, 90, 91	P05_0 to P05_7	I/O	H	General-purpose input/output ports
	A16 to A23			External address buses (A16 to A23)
92	P16_7	I/O	H	General-purpose input/output ports
	$\overline{\text{ATG}}$			A/D converter external trigger input
93 to 96	P17_4 to P17_7	I/O	H	General-purpose input/output ports
	PPG4 to PPG7			PPG timer output pin
97	$\overline{\text{WDRESET}}$	O	I	Watchdog reset output pin
98 to 105	P29_0 to P29_7	I/O	F	General-purpose input/output ports
	AN0 to AN7			Analog input pins for A/D converter
106 to 113	P28_0 to P28_7	I/O	F	General-purpose input/output ports
	AN8 to AN15			Analog input pins for A/D converter
117	P22_4	I/O Open Drain	C	General-purpose input/output port
	SDA0			I ² C bus DATA input/output pin
	INT14			External interrupt input pin
118	P22_5	I/O Open Drain	C	General-purpose input/output port
	SCL0			I ² C bus clock input/output pin
119, 120	P24_0, P24_1	I/O	D	General-purpose input/output ports
	INT0, INT1			External interrupt input pins Can be used as a source for recovering from shutdown
121, 122	P24_6, P24_7	I/O	D	General-purpose input/output port
	INT6, INT7			External interrupt input pin Can be used as a source for recovering from shutdown

Pin no.	Pin name	I/O	I/O circuit type ^[1]	Description
123	P23_0	I/O	D	General-purpose input/output port
	RX0			RX input/output pin of CAN0
	INT8			External interrupt input pin Can be used as a source for recovering from shutdown
124	P23_1	I/O	D	General-purpose input/output port
	TX0			TX output pin of CAN0
125	P23_2	I/O	D	General-purpose input/output port
	RX1			RX input/output pin of CAN1
	INT9			External interrupt input pin Can be used as a source for recovering from shutdown
126	P23_3	I/O	D	General-purpose input/output port
	TX1			TX output pin of CAN1
127	MD3	I	A	Mode setting pins
128, 129, 130	MD0	I	J	
131	INIT	I	B	External reset input pin
134	P21_0	I/O	D	General-purpose input/output port
	SIN0			Data input pin of UART0
135	P21_1	I/O	D	General-purpose input/output port
	SOT0			Data output pin of UART0
136	P21_2	I/O	D	General-purpose input/output port
	SCK0			Clock input/output pin of UART0
	FRCK0			External clock input pin of free-run timer0
137	P21_4	I/O	D	General-purpose input/output port
	SIN1			Data input pin of UART1
138	P21_5	I/O	D	General-purpose input/output port
	SOT1			Data output pin of UART1
139	P21_6	I/O	D	General-purpose input/output port
	SCK1			Clock input/output pin of UART1
	FRCK1			External clock input pin of free-run timer 1
140	P20_0	I/O	D	General-purpose input/output port
	SIN2			Data input pin of UART2
141	P20_1	I/O	D	General-purpose input/output port
	SOT2			Data output pin of UART2

Pin no.	Pin name	I/O	I/O circuit type ^[1]	Description
142	P20_2	I/O	D	General-purpose input/output port
	SCK2			Clock input/output pin of UART2
	FRCK2			External clock input pin of free-run timer 2
143	P20_4	I/O	D	General-purpose input/output port
	SIN3			Data input pin of UART3
144	P20_5	I/O	D	General-purpose input/output port
	SOT3			Data output pin of UART3
145	P20_6	I/O	D	General-purpose input/output port
	SCK3			Clock input pin of UART3
	FRCK3			External clock input pin of free-run timer 3
148	P19_0	I/O	D	General-purpose input/output port
	SIN4			Data input pin of UART4
149	P19_1	I/O	D	General-purpose input/output port
	SOT4			Data output pin of UART4
150	P19_2	I/O	D	General-purpose input/output port
	SCK4			Clock input/output pin of UART4
151	P19_4	I/O	D	General-purpose input/output port
	SIN5			Data input pin of UART5
152	P19_5	I/O	D	General-purpose input/output port
	SOT5			Data output pin of UART5
153	P19_6	I/O	D	General-purpose input/output port
	SCK5			Clock input/output pin of UART5
154	P18_0	I/O	D	General-purpose input/output port
	SIN6			Data input pin of UART6
155	P18_1	I/O	D	General-purpose input/output port
	SOT6			Data output pin of UART6
156	P18_2	I/O	D	General-purpose input/output port
	SCK6			Clock input/output pin of UART6
157 to 160	P15_0 to P15_3	I/O	D	General-purpose input/output ports
	OCU0 to OCU3			Output compare output pins
	TOT0 to TOT3			Reload timer output pins
163, 164	P23_4, P23_6	I/O	D	General-purpose input/output port
	INT10, INT11			External interrupt input pin





Pin no.	Pin name	I/O	I/O circuit type ^[1]	Description
165, 166	P22_0, P22_2	I/O	D	General-purpose input/output port
	INT12, INT13			External interrupt input pin
167	P22_3	I/O	D	General-purpose input/output port
168 to 171	P14_0 to P14_3	I/O	D	General-purpose input/output ports
	ICU0 to ICU3			Input capture input pins
	TIN0 to TIN3			External trigger input pins of reload timer
	TRG0 to TRG3			External trigger input pins of PPG
172 to 175	P17_0 to P17_3	I/O	D	General-purpose input/output ports
	PPG0 to PPG3			PPG timer output pins




1. For I/O circuit type, refer to "I/O Circuit Type".



2.1 Power supply/GND pins

Pin number	Pin name	I/O	Function
1, 13, 38, 41, 45, 58, 74, 88, 132, 146, 161	VSS	(V _{SS})	GND pins
11, 12, 36, 44, 57, 73, 89	VCC3	(V _{CC3})	3.3 V power supply pins
133, 147	VCC5	(V _{CC5})	5 V power supply pins. These pins are I/O power supplies corresponding to 117 to 145 pins. The corresponding I/O pin operates at 3.3 V when supplying 3.3 V, and at 5 V when supplying 5 V. Be sure to supply 5 V if more than one 5 V operating pin is specified, or 5 V is supplied at pin 162 or pin 176.
162	VCC5	(V _{CC5})	5 V power supply pin. This pin is an I/O power supply corresponding to 148 to 160 pins. The corresponding I/O pin operates at 3.3 V when supplying 3.3 V, and at 5 V when supplying 5 V. Be sure to supply 5 V if more than one 5 V operating pin is specified.
176	VCC5	(V _{CC5})	5 V power supply pin. This pin is an I/O power supply corresponding to 2 to 7, 163 to 175 pins. The corresponding I/O pin operates at 3.3 V when supplying 3.3 V, and at 5 V when supplying 5 V. Be sure to supply 5 V if more than one 5 V operating pin is specified.
114	AVSS/AVRL	(AV _{SS})	Analog GND pin for A/D converter
115	AVCC3	(AV _{CC3})	3.3 V power supply pin for A/D converter
116	AVRH	(AVRH)	Reference power supply pin for A/D converter
14	C_1	–	Capacitor connection pin for internal regulator Connect to a capacitance of 4.7 μF.
37	C_2	–	Capacitor connection pin for internal regulator Connect to a capacitance of 4.7 μF.

3. I/O Circuit Type

Type	Circuit type	Remarks
A	 <p>5 V level</p> <p>CMOS hysteresis input</p> <p>N-ch</p>	5 V CMOS hysteresis input With 50 kΩ pull-down
B	 <p>5 V level</p> <p>CMOS hysteresis input</p> <p>P-ch</p>	5 V CMOS hysteresis input With 50 kΩ pull-up
C	 <p>Output driving N-ch</p> <p>CMOS hysteresis input</p> <p>Standby control</p>	I/O pin for I ² C Withstand voltage of 5 V (with standby control)
D	 <p>5 V level</p> <p>Pull-up control</p> <p>Output driving P-ch</p> <p>Output driving N-ch</p> <p>Pull-down control</p> <p>CMOS input</p> <p>Standby control</p> <p>CMOS hysteresis input</p> <p>Standby control</p>	5 V CMOS output 5 V CMOS input 5 V CMOS hysteresis level input With pull-up/pull-down control (with standby control)

Type	Circuit type	Remarks
F	 <p>3.3 V level</p> <p>P-ch — Output driving P-ch</p> <p>N-ch — Output driving N-ch</p> <p>CMOS input</p> <p>Standby control</p> <p>CMOS hysteresis input</p> <p>Standby control</p> <p>Analog input</p>	<p>3.3 V CMOS output</p> <p>3.3 V CMOS input</p> <p>3.3 V CMOS hysteresis level input</p> <p>Analog input (with standby control)</p>
G	 <p>3.3 V level</p> <p>Input</p> <p>Standby control</p>	<p>3.3 V oscillation cell</p>
H	 <p>3.3 V level</p> <p>P-ch — Pull-up control</p> <p>P-ch — Output driving P-ch</p> <p>N-ch — Output driving N-ch</p> <p>N-ch — Pull-down control</p> <p>CMOS input</p> <p>Standby control</p> <p>CMOS hysteresis input</p> <p>Standby control</p>	<p>3.3 V CMOS output</p> <p>3.3 V CMOS input</p> <p>3.3 V CMOS hysteresis level input</p> <p>With pull-up/pull-down control (with standby control)</p>

Type	Circuit type	Remarks
I		3.3 V CMOS output
J		5 V CMOS hysteresis input

4. Handling Devices

4.1 Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than V_{CC} or less than V_{SS} is applied to an input or output pin or if a voltage exceeding the rating is applied between VCC5 pin (VCC3 pin) and VSS pin. If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, when using a CMOS IC, do not exceed the maximum rating.

4.2 Handling of Unused Input Pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor.

4.3 Power Supply Pins

In MB91460R series, devices including multiple VCC5 pin (VCC3 pin) and VSS pin are designed as follows; pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. All of the power supply pin and GND pin must be externally connected to the power supply and ground respectively in order to reduce unnecessary radiation, to prevent strobe signal malfunctions due to the ground level rising and to follow the total output current ratings. Furthermore, the VCC5 pin (VCC3 pin) pins and VSS pin of the MB91460R series must be connected to the current supply source via a low impedance. It is also recommended to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between VCC5 pin (VCC3 pin) and VSS pin near this device. This series has a built-in step-down regulator. Connect a bypass capacitor of 4.7 μF to C_1 and C_2 pins for the regulator.

4.4 Crystal Oscillator Circuit

Noise in proximity to the X0 and X1 (X0A, X1A) pins can cause abnormal operation in this device. Printed circuit boards should be designed so that the X0 (X0A) and X1 (X1A) pins, and crystal oscillator, as well as bypass capacitors connected to ground, are placed as close together as possible.


The use of printed circuit board architecture in which the X0 and X1 (X0A, X1A) pins are surrounded by ground contributes to stable operation and is strongly recommended.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

4.5 Notes on using External Clock

In principle, when using external clock, supply a clock to the X0 pin and X1 pin simultaneously. Also, an opposite phase clock to the X0 pin must be supplied to the X1 pin. However, in this case the stop mode (oscillation stop mode) must not be used (This is because the X1 pin stops at "H" output in STOP mode).

Figure 1. Example of using external clock (normal)



Note: Stop mode (oscillation stop mode) cannot be used.

4.6 Mode Pins (MD0 to MD3)

When using mode pins, connect them directly to VCC5 pin (VCC3 pin) or VSS pin. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and VCC5 pin (VCC3 pin) or VSS pin on the printed circuit board as possible and connect them with low impedance.

4.7 Power-on Sequences for 3.3 V and 5 V

- Immediately after power-on, keep “L” level input to the $\overline{\text{INIT}}$ pin for the oscillation stabilization wait time (8 ms) to ensure the oscillation stabilization wait time for the oscillator circuit.
- There is no power-on sequences.
- When executing a reset cancellation (changing $\overline{\text{INIT}}$ pin from “L” level to “H” level), be sure to execute it while 3 V and 5 V power supplies are stable.

4.8 Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

4.9 External Bus Setting

This model guarantees the maximum frequency of 40 MHz for the external bus clock SYSCLK. Setting the base clock frequency to 80 MHz without changing the initial value of DIVR1 (external bus base clock division setting register) sets the external bus frequency also to 80 MHz. Before changing the base clock frequency, set SYSCLK not exceeding 40 MHz.

4.10 Pull-up Control

Connecting a pull-up resistor to the pin serving as an external bus pin cannot guarantee the AC standard.

4.11 Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example, apply a checksum to detect an error. If an error is detected, retransmit the data.

4.12 Notes on PS register

Since some instructions process the PS register in advance, the exceptional operations may cause a break in the interrupt process routine or an update of display contents of the flag in the PS register when the debugger is being used. In either case, as the device is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified.

- **The following operations may be performed when the instruction immediately followed by a DIV0U/DIV0S instruction accepts a user interrupt/NMI, executes a step, or breaks in response to a data event or emulator menu.**
 - D0 and D1 flags are updated in advance.
 - An EIT process routine (user interrupt/NMI or emulator) is executed.
 - Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as those in 1).
- **The following operations are performed when each instruction of OR CCR, ST ILM, MOV Ri and PS is executed to enable interrupts while a user interrupt/NMI source has been occurring.**
 - The PS register is updated in advance.
 - An EIT process routine (user interrupt/NMI or emulator) is executed.
 - Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as that in 1).

5. Notes On Debugger

5.1 Step execution of RETI instruction

In the environment where interrupts occur frequently when stepping, only the corresponding interrupt process routines are repeated. As the result of that, the main routine and low-interrupt-level programs are not executed (For example, if an interrupt to the time base timer is enabled, a break always occurs at the beginning of the time base routine when stepping RETI) .

Disable the corresponding interrupts when the debug on the corresponding interrupt process routines becomes unnecessary.

5.2 Break function


If the target address of a hardware break (including an event break) is set to the address currently contained in the system stack pointer or in the area containing the stack pointer, the user program causes a break after execution of one instruction even though there is no actual data access instruction in the user program.

To prevent this, do not set (word) access to the area containing the address of the system stack pointer as the target of a hardware break (including an event break).

5.3 Operand break

If a stack pointer exists in the area which is set as the DSU operand break, malfunctions may occur. Do not set the access to the areas containing the address of system stack pointer as a target of data event break.

6. Block Diagram



7. CPU and Control Unit

The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for embedded applications.

7.1 Features

- Adoption of RISC architecture
 - Basic instruction: 1 instruction per cycle
- General-purpose registers: 32-bit × 16 registers
- Linear memory space: 4 Gbytes
- Multiplier installed
 - 32-bit × 32-bit multiplication: 5 cycles
 - 16-bit × 16-bit multiplication: 3 cycles
- Enhanced interrupt processing function
 - Quick response speed (6 cycles)
 - Multiple-interrupt support
 - Level mask function (16 levels)
- Enhanced instructions for I/O operation
 - Memory-to-memory transfer instructions
 - Bit processing instructions
- Basic instruction word length: 16 bits
- Low-power Consumption
 - Sleep mode/stop mode/shutdown mode


7.2 Internal Architecture

The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.

A 32-bit ↔ 16-bit bus adapter is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.


A Harvard ↔ Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between the CPU and the bus controller.

The following figure shows the internal architecture structure.




7.3 Programming Model

7.3.1 Basic Programming Model



7.4 Registers

7.4.1 General-Purpose Register



Registers R0 to R15 are general-purpose registers. These registers can be used as accumulators for computation operations and as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13: Virtual accumulator

R14: Frame pointer


R15: Stack pointer

Initial values at reset are undefined for R0 to R14. The value for R15 is 00000000_H (SSP value).


7.4.2 PS (Program Status)

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All undefined bits (-) in the diagram are reserved bits. The read values are always "0". Write access to these bits is invalid.



7.4.3 CCR (Condition Code Register)



SV: Supervisor flag

S: Stack flag

I: Interrupt enable flag


N: Negative enable flag

Z: Zero flag

V: Overflow flag

C: Carry flag

7.4.4 SCR (System Condition Register)



Flag for step multiplication (D1, D0)


This flag stores interim data during execution of step multiplication.

Step trace trap flag (T)

This flag indicates whether the step trace trap is enabled or disabled.

The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.


7.4.5 ILM



This register stores interrupt level mask values, and the values stored in ILM4 to ILM0 are used for level masking.

The register is initialized to value “01111_B” at reset.


7.4.6 PC (Program Counter)



The program counter indicates the address of the instruction that is being executed.

The initial value at reset is undefined.


7.4.7 TBR (Table Base Register)



The table base register stores the starting address of the vector table used in EIT processing.

The initial value at reset is 000FFC00_H.

7.4.8 RP (Return Pointer)




The return pointer stores the address for return from subroutines.

During execution of a CALL instruction, the PC value is transferred to this RP register.

During execution of a RET instruction, the contents of the RP register are transferred to PC.

The initial value at reset is undefined.


7.4.9 USP (User Stack Pointer)



The user stack pointer, when the S flag is "1", this register functions as the R15 register.

- The USP register can also be explicitly specified. The initial value at reset is undefined.
- This register cannot be used with RETI instructions.

7.4.10 Multiply & Divide Registers



These registers are for multiplication and division, and are each 32 bits in length.

The initial value at reset is undefined.

8. Mode Setting

In the FR family, the mode pins (MD2, MD1, MD0) and the mode register (MODR) are used to set the operating mode.

8.1 Mode Pins

The three pins MD2, MD1, MD0 are used to specify the mode vector fetch related settings.

Settings other than shown in the table are not allowed.

Mode pins ^[1]			Mode name	Reset vector access area	Remarks
MD2	MD1	MD0			
0	0	0	Internal ROM mode vector	Internal	
0	0	1	External ROM mode vector	External	Bus width is set by mode register.

1. Always use MD3 with "0".

Note: The FR family does not support the external mode vector fetch using multiplex bus.

8.2 Mode Register (MODR)

The data written to the mode register using mode vector fetch is called mode data.

After the mode register (MODR) is set, the device operates according to the operation mode set in this register.


The mode register is set by all reset sources. User programs cannot write data to the mode register.

Rewriting is allowed in the emulator mode. In this case, use an 8-bit length data transfer instruction.

A 16/32-bit length transfer instruction cannot be used for writing.

Description of the mode register is given below.

Figure 2. [Mode register description]



8.2.1 [bit7 to bit3] Reserved bits

Be sure to set these bits to “00000_B”.

Operation is not guaranteed when any value other than “00000_B” is set.

8.2.2 [bit2] ROMA (Internal Enable Bit)

The ROMA bit is used to set whether to enable the internal F-bus RAM and F-bus ROM areas.

ROMA	Function	Remarks
0	External ROM mode	Internal F-bus RAM becomes valid. The internal ROM area (40000 _H to FFFFF _H) is used as an external area.
1	Internal ROM mode	Internal F-bus RAM and F-bus ROM become valid.

8.2.3 [bit1, bit0] WTH1, WTH0 (Bus width setting bits)

These bits are used to set the bus width to be used in the external bus mode.

When the operation mode is the external bus mode, these values are set in bits DBW1 and DBW0 in ACR0 (CS0 area).

WTH1	WTH0	Function	Remarks
0	0	8-bit bus width	External bus mode
0	1	16-bit bus width	External bus mode
1	0	–	Setting disabled
1	1	Single chip mode	Single chip mode

9. Memory Space

9.1 Memory Space

The FR family has 4 Gbytes of logical address space (2^{32} addresses) available to the CPU by linear access.

■ **Direct addressing area**

The following address space area is used for I/O.

This area is called direct addressing area, and the address of an operand can be specified directly in an instruction.


The size of directly addressable area depends on the length of the data being accessed as shown below.

Byte data access: 000_H to 0FF_H

Half word access: 000_H to 1FF_H

Word data access: 000_H to 3FF_H

9.2 Memory Map



10. I/O Map

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000 _H	PDR0 [R/W]B XXXXXXXX	PDR1 [R/W]B XXXXXXXX	PDR2 [R/W]B XXXXXXXX	PDR3 [R/W]B XXXXXXXX	T-unit port data register

Read/write attribute, Access unit
(B: Byte, H: Half word, W: Word)

Register initial value after reset

Register name (column 1 register at address 4n, column 2 register at address 4n + 1...)

Leftmost register address (for word access, the register in column 1 becomes the MSB side of the data.)

Note: Initial values of register bits are represented as follows:

“ 1 ”: Initial value “ 1 ”

“ 0 ”: Initial value “ 0 ”

“ X ”: Initial value “ undefined ”

“ - ”: No physical register at this location

“ * ”: The same value as value of WTH bit

Access is barred with an undefined data access attribute.

Address	Register				Block
	+0	+1	+2	+3	
000000 _H	PDR00 [R/W] B, H XXXXXXXX	PDR01 [R/W] B, H XXXXXXXX	Reserved		Port Data Register
000004 _H	Reserved	PDR05 [R/W] B, H XXXXXXXX	PDR06 [R/W] B, H XXXXXXXX	PDR07 [R/W] B, H XXXXXXXX	
000008 _H	PDR08 [R/W] B, H XXXX -- XX	PDR09 [R/W] B, H --- XXXXX	PDR10 [R/W] B, H - XXXXXXX	PDR11 [R/W] B, H ----- XX	
00000C _H	Reserved	PDR13 [R/W] B, H ----- XXX	PDR14 [R/W] B, H ---- XXXX	PDR15 [R/W] B, H ---- XXXX	
000010 _H	PDR16 [R/W] B, H X -----	PDR17 [R/W] B, H XXXXXXXX	PDR18 [R/W] B, H ----- XXX	PDR19 [R/W] B, H - XXX - XXX	
000014 _H	PDR20 [R/W] B, H - XXX - XXX	PDR21 [R/W] B, H - XXX - XXX	PDR22 [R/W] B, H XXXXXX - X	PDR23 [R/W] B, H - X - XXXXX	
000018 _H	PDR24 [R/W] B, H XXXXXXXX	Reserved			
00001C _H	PDR28 [R/W] B, H XXXXXXXX	PDR29 [R/W] B, H XXXXXXXX	Reserved		
000020 _H to 00002C _H	Reserved				Reserved
000030 _H	EIRR0 [R/W] B 00000000	ENIR0 [R/W] B 00000000	ELVR0 [R/W] B, H 00000000 00000000		External Interrupt (INT 0 to INT 7) NMI
000034 _H	EIRR1 [R/W] B 00000000	ENIR1 [R/W] B 00000000	ELVR1 [R/W] B, H 00000000 00000000		External Interrupt (INT 8 to INT 15)
000038 _H	DICR [R/W] B ----- 0	HRCL [R/W] B 0 -- 1111	Reserved		DLYI/I-unit
00003C _H	Reserved				Reserved
000040 _H	SCR00 [R/W, W] B, H, W 00000000	SMR00 [R/W, W] B, H, W 00000000	SSR00 [R/W, R] B, H, W 00001000	RDR00/TDR00 [R/W] B, H, W 00000000	LIN-USART 0
000044 _H	ESCR00 [R/W] B, H 00000X00	ECCR00 [R/W, R, W] B, H -00000XX	Reserved		

Address	Register				Block
	+0	+1	+2	+3	
000048 _H	SCR01 [R/W, W] B, H, W 00000000	SMR01 [R/W, W] B, H, W 00000000	SSR01 [R/W, R] B, H, W 00001000	RDR01/TDR01 [R/W] B, H, W 00000000	LIN-USART 1
00004C _H	ESCR01 [R/W] B, H 00000X00	ECCR01 [R/W, R, W] B, H -00000XX	Reserved		
000050 _H	SCR02 [R/W, W] B, H, W 00000000	SMR02 [R/W, W] B, H, W 00000000	SSR02 [R/W, R] B, H, W 00001000	RDR02/TDR02 [R/W] B, H, W 00000000	LIN-USART 2
000054 _H	ESCR02 [R/W] B, H 00000X00	ECCR02 [R/W, R, W] B, H -00000XX	Reserved		
000058 _H	SCR03 [R/W, W] B, H, W 00000000	SMR03 [R/W, W] B, H, W 00000000	SSR03 [R/W, R] B, H, W 00001000	RDR03/TDR03 [R/W] B, H, W 00000000	LIN-USART 3
00005C _H	ESCR03 [R/W] B, H 00000X00	ECCR03 [R/W, R, W] B, H -00000XX	Reserved		
000060 _H	SCR04 [R/W, W] B, H, W 00000000	SMR04 [R/W, W] B, H, W 00000000	SSR04 [R/W, R] B, H, W 00001000	RDR04/TDR04 [R/W] B, H, W 00000000	LIN-USART 4
000064 _H	ESCR04 [R/W] B, H 00000X00	ECCR04 [R/W, R, W] B, H -00000XX	Reserved		
000068 _H	SCR05 [R/W, W] B, H, W 00000000	SMR05 [R/W, W] B, H, W 00000000	SSR05 [R/W, R] B, H, W 00001000	RDR05/TDR05 [R/W] B, H, W 00000000	LIN-USART 5
00006C _H	ESCR05 [R/W] B, H 00000X00	ECCR05 [R/W, R, W] B, H -00000XX	Reserved		
000070 _H	SCR06 [R/W, W] B, H, W 00000000	SMR06 [R/W, W] B, H, W 00000000	SSR06 [R/W, R] B, H, W 00001000	RDR06/TDR06 [R/W] B, H, W 00000000	LIN-USART 6
000074 _H	ESCR06 [R/W] B, H 00000X00	ECCR06 [R/W, R, W] B, H -00000XX	Reserved		
000078 _H , 00007C _H	Reserved				Reserved

Address	Register				Block
	+0	+1	+2	+3	
000080 _H	BGR100 [R/W] B, H, W 00000000	BGR000 [R/W] B, H, W 00000000	BGR101 [R/W] B, H, W 00000000	BGR001 [R/W] B, H, W 00000000	Baud rate Generator LIN-USART 0 to 6
000084 _H	BGR104 [R/W] B, H, W 00000000	BGR004 [R/W] B, H, W 00000000	BGR105 [R/W] B, H, W 00000000	BGR005 [R/W] B, H, W 00000000	
000088 _H	BGR106 [R/W] B, H, W 00000000	BGR006 [R/W] B, H, W 00000000	BGR107 [R/W] B, H, W 00000000	BGR007 [R/W] B, H, W 00000000	
00008C _H	BGR102 [R/W] B, H, W 00000000	BGR002 [R/W] B, H, W 00000000	Reserved		
000090 _H to 0000CC _H	Reserved				Reserved
0000D0 _H	IBCR0 [R/W] B, H 00000000	IBSR0 [R] B, H 00000000	ITBAH0 [R/W] B, H ----- 00	ITBAL0 [R/W] B, H 00000000	I ² C 0
0000D4 _H	ITMKH0 [R/W] B, H 00 ---- 11	ITMKL0 [R/W] B, H 11111111	ISMK0 [R/W] B, H 01111111	ISBA0 [R/W] B, H - 0000000	
0000D8 _H	Reserved	IDAR0 [R/W] B, H 00000000	ICCR0 [R/W] B - 0011111	Reserved	
0000DC _H	IBCR1 [R/W] B, H 00000000	IBSR1 [R] B, H 00000000	ITBAH1 [R/W] B, H ----- 00	ITBAL1 [R/W] B, H 00000000	I ² C 1
0000E0 _H	ITMKH1 [R/W] B, H 00 ---- 11	ITMKL1 [R/W] B, H 11111111	ISMK1 [R/W] B, H 01111111	ISBA1 [R/W] B, H - 0000000	
0000E4 _H	Reserved	IDAR1 [R/W] B, H 00000000	ICCR1 [R/W] B - 0011111	Reserved	
0000E8 _H to 0000FC _H	Reserved				Reserved
000100 _H	GCN10 [R/W] B, H 00110010 00010000		Reserved	GCN20 [R/W] B ---- 0000	PPG Control 0 to 3
000104 _H	GCN11 [R/W] B, H 00110010 00010000		Reserved	GCN21 [R/W] B ---- 0000	PPG Control 4 to 7
000108 _H , 00010C _H	Reserved				Reserved

Address	Register				Block
	+0	+1	+2	+3	
000110 _H	PTMR00 [R] H 11111111 11111111		PCSR00 [W] H XXXXXXXX XXXXXXXX		PPG 0
000114 _H	PDUT00 [W] H XXXXXXXX XXXXXXXX		PCNH00 [R/W] B, H 0000000 -	PCNL00 [R/W] B, H 000000 - 0	
000118 _H	PTMR01 [R] H 11111111 11111111		PCSR01 [W] H XXXXXXXX XXXXXXXX		PPG 1
00011C _H	PDUT01 [W] H XXXXXXXX XXXXXXXX		PCNH01 [R/W] B, H 0000000 -	PCNL01 [R/W] B, H 000000 - 0	
000120 _H	PTMR02 [R] H 11111111 11111111		PCSR02 [W] H XXXXXXXX XXXXXXXX		PPG 2
000124 _H	PDUT02 [W] H XXXXXXXX XXXXXXXX		PCNH02 [R/W] B, H 0000000 -	PCNL02 [R/W] B, H 000000 - 0	
000128 _H	PTMR03 [R] H 11111111 11111111		PCSR03 [W] H XXXXXXXX XXXXXXXX		PPG 3
00012C _H	PDUT03 [W] H XXXXXXXX XXXXXXXX		PCNH03 [R/W] B, H 0000000 -	PCNL03 [R/W] B, H 000000 - 0	
000130 _H	PTMR04 [R] H 11111111 11111111		PCSR04 [W] H XXXXXXXX XXXXXXXX		PPG 4
000134 _H	PDUT04 [W] H XXXXXXXX XXXXXXXX		PCNH04 [R/W] B, H 0000000 -	PCNL04 [R/W] B, H 000000 - 0	
000138 _H	PTMR05 [R] H 11111111 11111111		PCSR05 [W] H XXXXXXXX XXXXXXXX		PPG 5
00013C _H	PDUT05 [W] H XXXXXXXX XXXXXXXX		PCNH05 [R/W] B, H 0000000 -	PCNL05 [R/W] B, H 000000 - 0	
000140 _H	PTMR06 [R] H 11111111 11111111		PCSR06 [W] H XXXXXXXX XXXXXXXX		PPG 6
000144 _H	PDUT06 [W] H XXXXXXXX XXXXXXXX		PCNH06 [R/W] B, H 0000000 -	PCNL06 [R/W] B, H 000000 - 0	
000148 _H	PTMR07 [R] H 11111111 11111111		PCSR07 [W] H XXXXXXXX XXXXXXXX		PPG 7
00014C _H	PDUT07 [W] H XXXXXXXX XXXXXXXX		PCNH07 [R/W] B, H 0000000 -	PCNL07 [R/W] B, H 000000 - 0	

Address	Register				Block
	+0	+1	+2	+3	
000170 _H to 00017C _H	Reserved				Reserved
000180 _H	Reserved	ICS01 [R/W] B 00000000	Reserved	ICS23 [R/W] B 00000000	Input Capture 0 to 3
000184 _H	IPCP0 [R] H XXXXXXXX XXXXXXXX		IPCP1 [R] H XXXXXXXX XXXXXXXX		
000188 _H	IPCP2 [R] H XXXXXXXX XXXXXXXX		IPCP3 [R] H XXXXXXXX XXXXXXXX		
00018C _H	OCS01 [R/W] H --- 0 -- 00 0000 -- 00		OCS23 [R/W] H --- 0 -- 00 0000 -- 00		Output Compare 0 to 3
000190 _H	OCCP0 [R/W] H XXXXXXXX XXXXXXXX		OCCP1 [R/W] H XXXXXXXX XXXXXXXX		
000194 _H	OCCP2 [R/W] H XXXXXXXX XXXXXXXX		OCCP3 [R/W] H XXXXXXXX XXXXXXXX		
000198 _H , 00019C _H	Reserved				Reserved
0001A0 _H	ADERH [R/W] B, H, W 00000000 00000000		ADERL [R/W] B, H, W 00000000 00000000		A/D Converter
0001A4	ADCS1 [R/W] B, H 00000000	ADCS0 [R/W] B, H 00000000	ADCR1 [R] B, H 000000XX	ADCR0 [R] B, H XXXXXXXXXX	
0001A8 _H	ADCT1 [R/W] B, H 00010000	ADCT0 [R/W] B, H 00101100	ADSCH [R/W] B, H --- 00000	ADECH [R/W] B, H --- 00000	
0001AC _H	Reserved	ACSR0 [R/W] B, H - 11XXX00	Reserved		Alarm Comparator 0
0001B0 _H	TMRLR0 [W] H XXXXXXXX XXXXXXXX		TMR0 [R] H XXXXXXXX XXXXXXXX		Reload Timer 0 (PPG 0, PPG 1)
0001B4 _H	Reserved		TMCSRH0 [R/W] B, H --- 00000	TMCSRL0 [R/W] B, H 0 - 000000	
0001B8 _H	TMRLR1 [W] H XXXXXXXX XXXXXXXX		TMR1 [R] H XXXXXXXX XXXXXXXX		Reload Timer 1 (PPG 2, PPG 3)
0001BC _H	Reserved		TMCSRH1 [R/W] B, H --- 00000	TMCSRL1 [R/W] B, H 0 - 000000	

Address	Register				Block
	+0	+1	+2	+3	
0001C0 _H	TMRLR2 [W] H XXXXXXXX XXXXXXXX		TMR2 [R] H XXXXXXXX XXXXXXXX		Reload Timer 2 (PPG 4, PPG 5)
0001C4 _H	Reserved		TMCSRH2 [R/W] B, H - - - 00000	TMCSRL2 [R/W] B, H 0 - 000000	
0001C8 _H	TMRLR3 [W] H XXXXXXXX XXXXXXXX		TMR3 [R] H XXXXXXXX XXXXXXXX		Reload Timer 3 (PPG 6, PPG 7)
0001CC _H	Reserved		TMCSRH3 [R/W] B, H - - - 00000	TMCSRL3 [R/W] B, H 0 - 000000	
0001D0 _H to 0001E4 _H	Reserved				Reserved
0001E8 _H	TMRLR7 [W] H XXXXXXXX XXXXXXXX		TMR7 [R] H XXXXXXXX XXXXXXXX		Reload Timer 7 (A/D converter)
0001EC _H	Reserved		TMCSRH7 [R/W] B, H - - - 00000	TMCSRL7 [R/W] B, H 0 - 000000	
0001F0 _H	TCDT0 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS0 [R/W] 00000000	Free Running Timer 0 (ICU 0, ICU 1)
0001F4 _H	TCDT1 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS1 [R/W] 00000000	Free Running Timer 1 (ICU 2, ICU 3)
0001F8 _H	TCDT2 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS2 [R/W] 00000000	Free Running Timer 2 (OCU 0, OCU 1)
0001FC _H	TCDT3 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS3 [R/W] 00000000	Free Running Timer 3 (OCU 2, OCU 3)
000200 _H	DMACA0 [R/W] B, H, W ^[1] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000204 _H	DMACB0 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000208 _H	DMACA1 [R/W] B, H, W ^[1] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020C _H	DMACB1 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000210 _H	DMACA2 [R/W] B, H, W ^[1] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000214 _H	DMACB2 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				

Address	Register				Block
	+0	+1	+2	+3	
000218 _H	DMACA3 [R/W] B, H, W ^[1] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
00021C _H	DMACB3 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000220 _H	DMACA4 [R/W] B, H, W ^[1] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000224 _H	DMACB4 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000228 _H to 00023C _H	Reserved				
000240 _H	DMACR [R/W] B, H, W 00 -- 0000	Reserved			
000244 _H to 000364 _H	Reserved				Reserved
000368 _H	IBCR2 [R/W] B, H 00000000	IBSR2 [R] B, H 00000000	ITBAH2 [R/W] B, H ----- 00	ITBAL2 [R/W] B, H 00000000	I ² C 2
00036C _H	ITMKH2 [R/W] B, H 00 ---- 11	ITMKL2 [R/W] B, H 11111111	ISMK2 [R/W] B, H 01111111	ISBA2 [R/W] B, H - 0000000	
000370 _H	Reserved	IDAR2 [R/W] B, H 00000000	ICCR2 [R/W] B - 0011111	Reserved	
000374 _H to 00038C _H	Reserved				Reserved
000390 _H	ROMS [R] 11111111 00000000		Reserved		ROM Select Register
000394 _H to 0003EC _H	Reserved				Reserved
0003F0 _H	BSD0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit Search Module
0003F4 _H	BSD1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003F8 _H	BSDC [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003FC _H	BSRR [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Register				Block
	+0	+1	+2	+3	
000400 _H to 00043C _H	Reserved				Reserved
000440 _H	ICR00 [R/W] B, H, W ---11111	ICR01 [R/W] B, H, W ---11111	ICR02 [R/W] B, H, W ---11111	ICR03 [R/W] B, H, W ---11111	Interrupt Control Unit
000444 _H	ICR04 [R/W] B, H, W ---11111	ICR05 [R/W] B, H, W ---11111	ICR06 [R/W] B, H, W ---11111	ICR07 [R/W] B, H, W ---11111	
000448 _H	ICR08 [R/W] B, H, W ---11111	ICR09 [R/W] B, H, W ---11111	Reserved	ICR11 [R/W] B, H, W ---11111	
00044C _H	ICR12 [R/W] B, H, W ---11111	ICR13 [R/W] B, H, W ---11111	Reserved		
000450 _H	ICR16 [R/W] B, H, W ---11111	Reserved		ICR19 [R/W] B, H, W ---11111	Interrupt Control
000454 _H	ICR20 [R/W] B, H, W ---11111	ICR21 [R/W] B, H, W ---11111	ICR22 [R/W] B, H, W ---11111	ICR23 [R/W] B, H, W ---11111	
000458 _H	Reserved	ICR25 [R/W] B, H, W ---11111	ICR26 [R/W] B, H, W ---11111	ICR27 [R/W] B, H, W ---11111	
00045C _H	Reserved	ICR29 [R/W] B, H, W ---11111	Reserved		
000460 _H	Reserved				
000464 _H	Reserved		ICR38 [R/W] B, H, W ---11111	ICR39 [R/W] B, H, W ---11111	
000468 _H	Reserved		ICR42 [R/W] B, H, W ---11111	ICR43 [R/W] B, H, W ---11111	
00046C _H	Reserved				
000470 _H	ICR48 [R/W] B, H, W ---11111	ICR49 [R/W] B, H, W ---11111	ICR50 [R/W] B, H, W ---11111	ICR51 [R/W] B, H, W ---11111	
000474 _H	Reserved				
000478 _H	Reserved		ICR58 [R/W] B, H, W ---11111	ICR59 [R/W] B, H, W ---11111	

Address	Register				Block
	+0	+1	+2	+3	
00047C _H	Reserved	ICR61 [R/W] B, H, W ---11111	ICR62 [R/W] B, H, W ---11111	ICR63 [R/W] B, H, W ---11111	Interrupt Control
000480 _H	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXX - 00	CTBR [W] B, H, W XXXXXXXXXX	Clock Control
000484 _H	CLKR [R/W] B, H, W ---- 0000	WPR [W] B, H, W XXXXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	
000488 _H	Reserved				Reserved
00048C _H	PLLDIVM [R/W] B, H --- 00000	PLLDIVN [R/W] B, H --- 00000	PLLDIVG [R/W] B, H --- 00000	PLLMULG [W] B, H 00000000	PLL Interface
000490 _H	PLLCTRL [R/W] B, H ---- 0000	Reserved			
000494 _H to 00049C _H	Reserved				Reserved
0004A0 _H	Reserved	WTCER [R/W] B, H ----- 00	WTCR [R/W] B, H 00000000 000 - 00 - 0		Real Time Clock
0004A4 _H	Reserved	WTBR [R/W] B, B, H --- XXXXX XXXXXXXX XXXXXXXX			
0004A8 _H	WTHR [R/W] B, H --- 00000	WTMR [R/W] B, H -- 000000	WTSR [R/W] B -- 000000	Reserved	
0004AC _H	Reserved		CSCFG [R/W] 0X000000	CMCFG [R/W] 00000000	Clock Monitor
0004B0 _H	CUCR [R/W] ----- 0 -- 00		CUTD [R/W] 10000000 00000000		Calibration of Sub Clock
0004B4 _H	CUTR1 [R] ----- 00000000		CUTR2 [R] 00000000 00000000		
0004B8 _H	CMPR [R/W] -- 000010 11111101		Reserved	CMCR [R/W] - 001 -- 00	Clock Modulation
0004BC _H	CMT1 [R/W] 00000000 1 --- 0000		CMT2 [R/W] -- 000000 -- 000000		
0004C0 _H	CANPRE [R/W] B, H 0 --- 0000	Reserved			CAN (Clock Control)
0004C4 _H	LVSEL [R/W] 00000111	LVDET [R/W] 0000 0 - 00	Reserved		Low Voltage Detection

Address	Register				Block
	+0	+1	+2	+3	
0004C8 _H	OSCRH [R/W] 000 -- 001	OSCRL [R/W] ----- 000	WPCRH [R/W] 00 --- 000	WPCRL [R/W] ----- 00	Main-/Sub-Oscillation Stabilization Wait Timer
0004CC _H	OSCCR [R/W] ----- 0	Reserved			Main- Oscillation Standby Control
0004D4 _H	SHDE [R/W] B 0 - - - - -	Reserved	EXTE [R/W] B, H 00000000	EXTF [R/W] B, H 00000000	Shutdown control
0004D8 _H	EXTLV [R/W] B, H 00000000 00000000		Reserved		
0004DC _H to 00063C _H	Reserved				Reserved
000640 _H	ASR0 [R/W] B, H, W 00000000 00000000		ACR0 [R/W] B, H, W 1111**00 00100000		External Bus Unit
000644 _H	ASR1 [R/W] B, H, W XXXXXXXX XXXXXXXX		ACR1 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000648 _H	ASR2 [R/W] B, H, W XXXXXXXX XXXXXXXX		ACR2 [R/W] B, H, W XXXXXXXX XXXXXXXX		
00064C _H	ASR3 [R/W] B, H, W XXXXXXXX XXXXXXXX		ACR3 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000650 _H	ASR4 [R/W] B, H, W XXXXXXXX XXXXXXXX		ACR4 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000654 _H to 00065C _H	Reserved				
000660 _H	AWR0 [R/W] B, H, W 01001111 11111011		AWR1 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000664 _H	AWR2 [R/W] B, H, W XXXXXXXX XXXXXXXX		AWR3 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000668 _H	AWR4 [R/W] B, H, W XXXXXXXX XXXXXXXX		Reserved		
00066C _H	Reserved				Reserved
000670 _H	MCRA [R/W] B, H, W XXXXXXXX	MCRB [R/W] B, H, W XXXXXXXX	Reserved		External Bus Unit
000674 _H	Reserved				
000678 _H	IORW0 [R/W] B, H, W XXXXXXXX	IORW1 [R/W] B, H, W XXXXXXXX	IORW2 [R/W] B, H, W XXXXXXXX	Reserved	
00067C _H	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
000680 _H	CSER [R/W] B, H, W 00000001	CHER [R/W] B, H, W 11111111	Reserved	TCR [R/W] B, H, W 00000000	External Bus Unit
000684 _H	RCRH [R/W] B, H, W 00XXXXXX	RCRL [R/W] B, H, W XXXX0XXX	Reserved		
000688 _H to 0007F8 _H	Reserved				Reserved
0007FC _H	Reserved	MODR [W] B XXXXXXXX	Reserved		Mode Register
000800 _H to 000BFC _H	Reserved				Reserved
000C00 _H	Reserved			IOS [R/W] 00000000	I-Unit
000C04 _H to 000CFC _H	Reserved				Reserved
000D00 _H	PDRD00 [R] B, H XXXXXXXX	PDRD01 [R] B, H XXXXXXXX	Reserved		Port Data Direct Read Register
000D04 _H	Reserved	PDRD05 [R] B, H XXXXXXXX	PDRD06 [R] B, H XXXXXXXX	PDRD07 [R] B, H XXXXXXXX	
000D08 _H	PDRD08 [R] B, H XXXX - - XX	PDRD09 [R] B, H - - - XXXXX	PDRD10 [R] B, H - XXXXXXX	PDRD11 [R] B, H - - - - - XX	
000D0C _H	Reserved	PDRD13 [R] B, H - - - - - XXX	PDRD14 [R] B, H - - - - XXXX	PDRD15 [R] B, H - - - - XXXX	
000D10 _H	PDRD16 [R] B, H X - - - - -	PDRD17 [R] B, H XXXXXXXX	PDRD18 [R] B, H - - - - - XXX	PDRD19 [R] B, H - XXX - XXX	
000D14 _H	PDRD20 [R] B, H - XXX - XXX	PDRD21 [R] B, H - XXX - XXX	PDRD22 [R] B, H XXXXXX - X	PDRD23 [R] B, H - X - XXXXX	
000D18 _H	PDRD24 [R] B, H XXXXXXXX	Reserved			
000D1C _H	PDRD28 [R] B, H XXXXXXXX	PDRD29 [R] B, H XXXXXXXX	Reserved		
000D20 _H to 000D3C _H	Reserved				Reserved

Address	Register				Block
	+0	+1	+2	+3	
000D40 _H	DDR00 [R/W] B, H 00000000	DDR01 [R/W] B, H 00000000	Reserved		Port Direction Register
000D44 _H	Reserved	DDR05 [R/W] B, H 00000000	DDR06 [R/W] B, H 00000000	DDR07 [R/W] B, H 00000000	
000D48 _H	DDR08 [R/W] B, H 0000 -- 00	DDR09 [R/W] B, H --- 00000	DDR10 [R/W] B, H - 0000000	DDR11 [R/W] B, H ----- 00	
000D4C _H	Reserved	DDR13 [R/W] B, H ----- 000	DDR14 [R/W] B, H ---- 0000	DDR15 [R/W] B, H ---- 0000	
000D50 _H	DDR16 [R/W] B, H 0 -----	DDR17 [R/W] B, H 00000000	DDR18 [R/W] B, H ----- 000	DDR19 [R/W] B, H - 000 - 000	
000D54 _H	DDR20 [R/W] B, H - 000 - 000	DDR21 [R/W] B, H - 000 - 000	DDR22 [R/W] B, H 000000 - 0	DDR23 [R/W] B, H - 0 - 00000	
000D58 _H	DDR24 [R/W] B, H 00000000	Reserved			
000D5C _H	DDR28 [R/W] B, H 00000000	DDR29 [R/W] B, H 00000000	Reserved		
000D60 _H to 000D7C _H	Reserved				Reserved

Address	Register				Block
	+0	+1	+2	+3	
000D80 _H	PFR00 [R/W] B, H 11111111	PFR01 [R/W] B, H 11111111	Reserved		Port Function Register
000D84 _H	Reserved	PFR05 [R/W] B, H 11111111	PFR06 [R/W] B, H 11111111	PFR07 [R/W] B, H 11111111	
000D88 _H	PFR08 [R/W] B, H 1111 -- 11	PFR09 [R/W] B, H --- 11111	PFR10 [R/W] B, H - 1111111	PFR11 [R/W] B, H ----- 00	
000D8C _H	Reserved	PFR13 [R/W] B, H ----- 000	PFR14 [R/W] B, H ---- 0000	PFR15 [R/W] B, H ---- 0000	
000D90 _H	PFR16 [R/W] B, H 0 -----	PFR17 [R/W] B, H 00000000	PFR18 [R/W] B, H ---- 000	PFR19 [R/W] B, H - 000 - 000	
000D94 _H	PFR20 [R/W] B, H - 000 - 000	PFR21 [R/W] B, H - 000 - 000	PFR22 [R/W] B, H 000000 - 0	PFR23 [R/W] B, H - 0 - 00000	
000D98 _H	PFR24 [R/W] B, H 00000000	Reserved			
000D9C _H	PFR28 [R/W] B, H 00000000	PFR29 [R/W] B, H 00000000	Reserved		
000DA0 _H to 000DC4 _H	Reserved				Reserved
000DC8 _H	Reserved		EPFR10 [R/W] B, H -- 00 --- 0	Reserved	Extended Port Function Register
000DCC _H	Reserved	EPFR13 [R/W] B, H ----- 0 --	EPFR14 [R/W] B, H ---- 0000	EPFR15 [R/W] B, H ---- 0000	
000DD0 _H	EPFR16 [R/W] B, H 0 -----	Reserved	EPFR18 [R/W] B, H ----- 0 --	EPFR19 [R/W] B, H - 0 --- 0 --	
000DD4 _H	EPFR20 [R/W] B, H - 0 --- 0 --	EPFR21 [R/W] B, H - 0 --- 0 --	Reserved		
000DD8 _H , 000DDC _H	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
000DE0 _H to 000DFC _H	Reserved				Reserved
000E00 _H	PODR00 [R/W] B, H 00000000	PODR01 [R/W] B, H 00000000	Reserved		Port Output Select Register
000E04 _H	Reserved	PODR05 [R/W] B, H 00000000	PODR06 [R/W] B, H 00000000	PODR07 [R/W] B, H 00000000	
000E08 _H	PODR08 [R/W] B, H 0000 -- 00	PODR09 [R/W] B, H --- 00000	PODR10 [R/W] B, H - 0000000	PODR11 [R/W] B, H ----- 00	
000E0C _H	Reserved	PODR13 [R/W] B, H ----- 000	PODR14 [R/W] B, H ---- 0000	PODR15 [R/W] B, H ---- 0000	
000E10 _H	PODR16 [R/W] B, H 0 -----	PODR17 [R/W] B, H 00000000	PODR18 [R/W] B, H ----- 000	PODR19 [R/W] B, H - 000 - 000	
000E14 _H	PODR20 [R/W] B, H - 000 - 000	PODR21 [R/W] B, H - 000 - 000	PODR22 [R/W] B, H ---- 00 - 0	PODR23 [R/W] B, H - 0 - 00000	
000E18 _H	PODR24 [R/W] B, H 00000000	Reserved			
000E1C _H	PODR28 [R/W] B, H 00000000	PODR29 [R/W] B, H 00000000	Reserved		
000E20 _H to 000E3C _H	Reserved				Reserved

Address	Register				Block
	+0	+1	+2	+3	
000E40 _H	PILR00 [R/W] B, H 00000000	PILR01 [R/W] B, H 00000000	Reserved		Input Level Select Register
000E44 _H	Reserved	PILR05 [R/W] B, H 00000000	PILR06 [R/W] B, H 00000000	PILR07 [R/W] B, H 00000000	
000E48 _H	PILR08 [R/W] B, H 0000 -- 00	PILR09 [R/W] B, H --- 00000	PILR10 [R/W] B, H - 0000000	PILR11 [R/W] B, H ----- 00	
000E4C _H	Reserved	PILR13 [R/W] B, H ----- 000	PILR14 [R/W] B, H ---- 0000	PILR15 [R/W] B, H ---- 0000	
000E50 _H	PILR16 [R/W] B, H 0 - - - - -	PILR17 [R/W] B, H 00000000	PILR18 [R/W] B, H ----- 000	PILR19 [R/W] B, H - 000 - 000	
000E54 _H	PILR20 [R/W] B, H - 000 - 000	PILR21 [R/W] B, H - 000 - 000	PILR22 [R/W] B, H 000000 - 0	PILR23 [R/W] B, H - 0 - 00000	
000E58 _H	PILR24 [R/W] B, H 00000000	Reserved			
000E5C _H	PILR28 [R/W] B, H 00000000	PILR29 [R/W] B, H 00000000	Reserved		
000E60 _H to 000E7C _H	Reserved				Reserved
000E80 _H to 000E88 _H	Reserved				Port Input Level Select Register
000E8C _H	Reserved		EPILR14 [R/W] B, H ---- 0000	EPILR15 [R/W] B, H ---- 0000	
000E90 _H	Reserved	EPILR17 [R/W] B, H ---- 0000	EPILR18 [R/W] B, H 000000 - 0	EPILR19 [R/W] B, H - 000 - 000	
000E94 _H	EPILR20 [R/W] B, H - 000 - 000	EPILR21 [R/W] B, H - 000 - 000	EPILR22 [R/W] B, H ---- 00 - 0	EPILR23 [R/W] B, H - 0 - 00000	
000E98 _H	EPILR24 [R/W] B, H 00 - - 0000	Reserved			

Address	Register				Block
	+0	+1	+2	+3	
000E9C _H to 000EBC _H	Reserved				Reserved
000EC0 _H	PPER00 [R/W] B, H 00000000	PPER01 [R/W] B, H 00000000	Reserved		Port Pull-Up/Pull-Down Enable Register
000EC4 _H	Reserved	PPER05 [R/W] B, H 00000000	PPER06 [R/W] B, H 00000000	PPER07 [R/W] B, H 00000000	
000EC8 _H	PPER08 [R/W] B, H 0000 -- 00	PPER09 [R/W] B, H --- 00000	PPER10 [R/W] B, H - 0000000	PPER11 [R/W] B, H ----- 00	
000ECC _H	Reserved	PPER13 [R/W] B, H ----- 000	PPER14 [R/W] B, H ---- 0000	PPER15 [R/W] B, H ---- 0000	
000ED0 _H	PPER16 [R/W] B, H 0 - - - - -	PPER17 [R/W] B, H 00000000	PPER18 [R/W] B, H ---- - 000	PPER19 [R/W] B, H - 000 - 000	
000ED4 _H	PPER20 [R/W] B, H - 000 - 000	PPER21 [R/W] B, H - 000 - 000	PPER22 [R/W] B, H ---- 00 - 0	PPER23 [R/W] B, H - 0 - 00000	
000ED8 _H	PPER24 [R/W] B, H 00 -- 0000	Reserved			
000EDC _H	PPER28 [R/W] B, H 00000000	PPER29 [R/W] B, H 00000000	Reserved		
000EE0 _H to 000EFC _H	Reserved				Reserved
000F00 _H	PPCR00 [R/W] B, H 11111111	PPCR01 [R/W] B, H 11111111	Reserved		Port Pull-Up/Pull-Down Control Register
000F04 _H	Reserved	PPCR05 [R/W] B, H 11111111	PPCR06 [R/W] B, H 11111111	PPCR07 [R/W] B, H 11111111	
000F08 _H	PPCR08 [R/W] B, H 1111 --11	PPCR09 [R/W] B, H --- 11111	PPCR10 [R/W] B, H - 1111111	PPCR11 [R/W] B, H -----11	

Address	Register				Block
	+0	+1	+2	+3	
000F0C _H	Reserved	PPCR13 [R/W] B, H ----- 111	PPCR14 [R/W] B, H ---- 1111	PPCR15 [R/W] B, H ---- 1111	Port Pull-Up/Pull-Down Control Register
000F10 _H	PPCR16 [R/W] B, H 1-----	PPCR17 [R/W] B, H 11111111	PPCR18 [R/W] B, H ---- 111	PPCR19 [R/W] B, H - 111 - 111	
000F14 _H	PPCR20 [R/W] B, H - 111 - 111	PPCR21 [R/W] B, H - 111 - 111	PPCR22 [R/W] B, H 111111 - 1	PPCR23 [R/W] B, H - 1 - 11111	
000F18 _H	PPCR24 [R/W] B, H 11 -- 1111	Reserved			
000F1C _H	PPCR28 [R/W] B, H 11111111	PPCR29 [R/W] B, H 11111111	Reserved		
000F20 _H to 000F3C _H	Reserved				Reserved
001000 _H	DMASA0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC
001004 _H	DMADA0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001008 _H	DMASA1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00100C _H	DMADA1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001010 _H	DMASA2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001014 _H	DMADA2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001018 _H	DMASA3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00101C _H	DMADA3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001020 _H	DMASA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001024 _H	DMADA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001028 _H to 005FFC _H	Reserved				Reserved

Address	Register				Block
	+0	+1	+2	+3	
006000 _H to 006FFC _H	Reserved				Reserved
007000 _H	FMCS [R/W] 01101000	FMCR [R] --- 00000	FCHCR [R/W] ----- 00 10000011		Flash Memory/ Cache Control Register
007004 _H	FMWT [R/W] 11111111 11111111		FMWT2 [R] - 001 ----	FMPS [R/W] ----- 000	
007008 _H	FMAC [R] 00000000 00000000 00000000 00000000				
00700C _H	FCHA0 [R/W] ----- --- 00000 00000000 00000000				I-Cache Non-cacheable area setting Register
007010 _H	FCHA1 [R/W] ----- --- 00000 00000000 00000000				
007014 _H to 00BFFC _H	Reserved				Reserved
00C000 _H	CTRLR0 [R/W] B, H 00000000 00000001		STATR0 [R/W] B, H 00000000 00000000		CAN 0 Control Register
00C004 _H	ERRCNT0 [R] B, H, W 00000000 00000000		BTR0 [R/W] B, H, W 00100011 00000001		
00C008 _H	INTR0 [R] B, H, W 00000000 00000000		TESTR0 [R/W] B, H, W 00000000 X0000000		
00C00C _H	BRPE0 [R/W] B, H, W 00000000 00000000		Reserved		
00C010 _H	IF1CREQ0 [R/W] B, H 00000000 00000001		IF1CMSK0 [R/W] B, H 00000000 00000000		CAN 0 IF 1 Register
00C014 _H	IF1MSK20 [R/W] B, H, W 11111111 11111111		IF1MSK10 [R/W] B, H, W 11111111 11111111		
00C018 _H	IF1ARB20 [R/W] B, H, W 00000000 00000000		IF1ARB10 [R/W] B, H, W 00000000 00000000		
00C01C _H	IF1MCTR0 [R/W] B, H, W 00000000 00000000		Reserved		
00C020 _H	IF1DTA10 [R/W] B, H, W 00000000 00000000		IF1DTA20 [R/W] B, H, W 00000000 00000000		
00C024 _H	IF1DTB10 [R/W] B, H 00000000 00000000		IF1DTB20 [R/W] B, H 00000000 00000000		
00C028 _H , 00C02C _H	Reserved				
00C030 _H	IF1DTA20 [R/W] B, H, W 00000000 00000000		IF1DTA10 [R/W] B, H, W 00000000 00000000		

Address	Register				Block
	+0	+1	+2	+3	
00C034 _H	IF1DTB20 [R/W] B, H, W 00000000 00000000		IF1DTB10 [R/W] B, H, W 00000000 00000000		CAN 0 IF 1 Register
00C038 _H , 00C03C _H	Reserved				
00C040 _H	IF2CREQ0 [R/W] B, H 00000000 00000001		IF2CMSK0 [R/W] B, H 00000000 00000000		CAN 0 IF 2 Register
00C044 _H	IF2MSK20 [R/W] B, H, W 11111111 11111111		IF2MSK10 [R/W] B, H, W 11111111 11111111		
00C048 _H	IF2ARB20 [R/W] B, H, W 00000000 00000000		IF2ARB10 [R/W] B, H, W 00000000 00000000		
00C04C _H	IF2MCTR0 [R/W] B, H, W 00000000 00000000		Reserved		
00C050 _H	IF2DTA10 [R/W] B, H, W 00000000 00000000		IF2DTA20 [R/W] B, H, W 00000000 00000000		
00C054 _H	IF2DTB10 [R/W] B, H, W 00000000 00000000		IF2DTB20 [R/W] B, H, W 00000000 00000000		
00C058 _H , 00C05C _H	Reserved				
00C060 _H	IF2DTA20 [R/W] B, H, W 00000000 00000000		IF2DTA10 [R/W] B, H, W 00000000 00000000		
00C064 _H	IF2DTB20 [R/W] B, H, W 00000000 00000000		IF2DTB10 [R/W] B, H, W 00000000 00000000		
00C068 _H to 00C07C _H	Reserved				
00C080 _H	TREQR20 [R] B, H, W 00000000 00000000		TREQR10 [R] B, H, W 00000000 00000000		CAN 0 Status Flags
00C084 _H to 00C08C _H	Reserved				
00C090 _H	NEWDT20 [R] B, H, W 00000000 00000000		NEWDT10 [R] B, H, W 00000000 00000000		
00C094 _H to 00C09C _H	Reserved				
00C0A0 _H	INTPND20 [R] B, H, W 00000000 00000000		INTPND10 [R] B, H, W 00000000 00000000		

Address	Register				Block
	+0	+1	+2	+3	
00C0A4 _H to 00C0AC _H	Reserved				CAN 0 Status Flags
00C0B0 _H	MSGVAL20 [R] B, H, W 00000000 00000000		MSGVAL10 [R] B, H, W 00000000 00000000		
00C0B4 _H to 00C0FC _H	Reserved				Reserved
00C100 _H	CTRLR1 [R/W] B, H 00000000 00000001		STATR1 [R/W] B, H 00000000 00000000		CAN 1 Control Register
00C104 _H	ERRCNT1 [R] B, H, W 00000000 00000000		BTR1 [R/W] B, H, W 00100011 00000001		
00C108 _H	INTR1 [R] B, H, W 00000000 00000000		TESTR1 [R/W] B, H, W 00000000 X0000000		
00C10C _H	BRPE1 [R/W] B, H, W 00000000 00000000		Reserved		
00C110 _H	IF1CREQ1 [R/W] B, H 00000000 00000001		IF1CMSK1 [R/W] B, H 00000000 00000000		CAN 1 IF 1 Register
00C114 _H	IF1MSK21 [R/W] B, H, W 11111111 11111111		IF1MSK11 [R/W] B, H, W 11111111 11111111		
00C118 _H	IF1ARB21 [R/W] B, H, W 00000000 00000000		IF1ARB11 [R/W] B, H, W 00000000 00000000		
00C11C _H	IF1MCTR1 [R/W] B, H, W 00000000 00000000		Reserved		
00C120 _H	IF1DTA11 [R/W] B, H, W 00000000 00000000		IF1DTA21 [R/W] B, H, W 00000000 00000000		
00C124 _H	IF1DTB11 [R/W] B, H, W 00000000 00000000		IF1DTB21 [R/W] B, H, W 00000000 00000000		
00C128 _H , 00C12C _H	Reserved				
00C130 _H	IF1DTA21 [R/W] B, H, W 00000000 00000000		IF1DTA11 [R/W] B, H, W 00000000 00000000		
00C134 _H	IF1DTB21 [R/W] B, H, W 00000000 00000000		IF1DTB11 [R/W] B, H, W 00000000 00000000		
00C138 _H , 00C13C _H	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
00C140 _H	IF2CREQ1 [R/W] B, H 00000000 00000001		IF2CMSK1 [R/W] B, H 00000000 00000000		CAN 1 IF 2 Register
00C144 _H	IF2MSK21 [R/W] B, H, W 11111111 11111111		IF2MSK11 [R/W] B, H, W 11111111 11111111		
00C148 _H	IF2ARB21 [R/W] B, H, W 00000000 00000000		IF2ARB11 [R/W] B, H, W 00000000 00000000		
00C14C _H	IF2MCTR1 [R/W] B, H, W 00000000 00000000		Reserved		
00C150 _H	IF2DTA11 [R/W] B, H, W 00000000 00000000		IF2DTA21 [R/W] B, H, W 00000000 00000000		
00C154 _H	IF2DTB11 [R/W] B, H, W 00000000 00000000		IF2DTB21 [R/W] B, H, W 00000000 00000000		
00C158 _H , 00C15C _H	Reserved				
00C160 _H	IF2DTA21 [R/W] B, H, W 00000000 00000000		IF2DTA11 [R/W] B, H, W 00000000 00000000		
00C164 _H	IF2DTB21 [R/W] B, H, W 00000000 00000000		IF2DTB11 [R/W] B, H, W 00000000 00000000		
00C168 _H to 00C17C _H	Reserved				
00C180 _H	TREQR21 [R] B, H, W 00000000 00000000		TREQR11 [R] B, H, W 00000000 00000000		CAN 1 Status Flags
00C184 _H	TREQR41 [R] B, H, W 00000000 00000000		TREQR31 [R] B, H, W 00000000 00000000		
00C188 _H , 00C18C _H	Reserved				
00C190 _H	NEWDT21 [R] B, H, W 00000000 00000000		NEWDT11 [R] B, H, W 00000000 00000000		
00C194 _H	NEWDT41 [R] B, H, W 00000000 00000000		NEWDT31 [R] B, H, W 00000000 00000000		
00C198 _H , 00C19C _H	Reserved				
00C1A0 _H	INTPND21 [R] B, H, W 00000000 00000000		INTPND11 [R] B, H, W 00000000 00000000		
00C1A4 _H	INTPND41 [R] B, H, W 00000000 00000000		INTPND31 [R] B, H, W 00000000 00000000		

Address	Register				Block
	+0	+1	+2	+3	
00C1A8 _H , 00C1AC _H	Reserved				CAN 1 Status Flags
00C1B0 _H	MSGVAL21 [R] B, H, W 00000000 00000000		MSGVAL11 [R] B, H, W 00000000 00000000		
00C1B4 _H	MSGVAL41 [R] B, H, W 00000000 00000000		MSGVAL31 [R] B, H, W 00000000 00000000		
00C1B8 _H to 00EFC _H	Reserved				
00F000 _H	BCTRL [R/W] ----- 11111100 00000000				EDSU / MPU
00F004 _H	BSTAT [R/W] ----- 000 00000000 10 -- 0000				
00F008 _H	BIAC [R] ----- 00000000 00000000				
00F00C _H	BOAC [R] ----- 00000000 00000000				
00F010 _H	BIRQ [R/W] ----- 00000000 00000000				
00F014 _H to 00F01C _H	Reserved				
00F020 _H	BCR0 [R/W] ----- 00000000 00000000 00000000				
00F024 _H	BCR1 [R/W] ----- 00000000 00000000 00000000				
00F028 _H	BCR2 [R/W] ----- 00000000 00000000 00000000				
00F02C _H	BCR3 [R/W] ----- 00000000 00000000 00000000				
00F030 _H to 00F07C _H	Reserved				Reserved
00F080 _H	BAD0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				EDSU / MPU
00F084 _H	BAD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F088 _H	BAD2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Register				Block	
	+0	+1	+2	+3		
00F08C _H	BAD3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				EDSU / MPU	
00F090 _H	BAD4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F094 _H	BAD5 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F098 _H	BAD6 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F09C _H	BAD7 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0A0 _H	BAD8 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0A4 _H	BAD9 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0A8 _H	BAD10 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0AC _H	BAD11 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0B0 _H	BAD12 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0B4 _H	BAD13 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0B8 _H	BAD14 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0BC _H	BAD15 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00F0C0 _H to 027FFC _H	Reserved					Reserved
024000 _H to 02BFFC _H	D-RAM 32 Kbytes: 024000 _H to 02BFFC _H (data: 1 wait)					D-RAM 32 Kbytes
02C000 _H to 02FFFC _H	D-RAM 16 Kbytes: 02C000 _H to 02FFFC _H (data: 0 wait)				D-RAM 16 Kbytes	
030000 _H to 033FFC _H	I-/D-RAM size is 16 Kbytes: 030000 _H to 033FFC _H (instruction: 0 wait, data: 1 wait)				I-/D-RAM 16 Kbytes	
034000 _H to 03FFFC _H	Reserved				Reserved	

Address	Register				Block
	+0	+1	+2	+3	
040000 _H to 05FFFC _H	ROMS00 area (128 Kbytes)				Memory area
060000 _H to 07FFFC _H	ROMS01 area (128 Kbytes)				
080000 _H to 09FFFC _H	ROMS02 area (128 Kbytes)				
0A0000 _H to 0BFFFC _H	ROMS03 area (128 Kbytes)				
0C0000 _H to 0DFFFC _H	ROMS04 area (128 Kbytes)				
0E0000 _H to 0FFFF4 _H	ROMS05 area (128 Kbytes)				
0FFF8 _H	Mode Vector				Reset/Mode Vector
0FFFC _H	Reset Vector				
100000 _H to 13FFFC _H	ROMS06 area (256 Kbytes)				Memory area
140000 _H to 17FFFC _H	ROMS07 area (256 Kbytes)				
180000 _H to 4FFFC _H	Reserved				Reserved

1. The lower 16 bits (DTC15 to DTC0) of DMACA0 to DMACA4 cannot be accessed in bytes.

11. Interrupt Vector Table

Interrupt	Interrupt number		Interrupt level		Interrupt vector ^[1]		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
Reset	0	00	–	–	3FC _H	000FFFFC _H	
Mode vector	1	01	–	–	3F8 _H	000FFFF8 _H	
System reserved	2	02	–	–	3F4 _H	000FFFF4 _H	
System reserved	3	03	–	–	3F0 _H	000FFFF0 _H	
System reserved	4	04	–	–	3EC _H	000FFFE _C	
CPU supervisor mode (INT #5 instruction)	5	05	–	–	3E8 _H	000FFFE8 _H	
Memory Protection exception	6	06	–	–	3E4 _H	000FFFE4 _H	
System reserved	7	07	–	–	3E0 _H	000FFFE0 _H	
System reserved	8	08	–	–	3DC _H	000FFFD _C	
INTE instruction	9	09	–	–	3D8 _H	000FFFD8 _H	
System reserved	10	0A	–	–	3D4 _H	000FFFD4 _H	
System reserved	11	0B	–	–	3D0 _H	000FFFD0 _H	
System reserved	12	0C	–	–	3CC _H	000FFFC _C	
System reserved	13	0D	–	–	3C8 _H	000FFFC8 _H	
Undefined instruction exception	14	0E	–	–	3C4 _H	000FFFC4 _H	
NMI request	15	0F	15 (F _H) fixed		3C0 _H	000FFFC0 _H	
External Interrupt 0	16	10	ICR00	440 _H	3BC _H	000FFFB _C	0
External Interrupt 1	17	11			3B8 _H	000FFFB8 _H	1
External Interrupt 2	18	12	ICR01	441 _H	3B4 _H	000FFFB4 _H	2
External Interrupt 3	19	13			3B0 _H	000FFFB0 _H	3
External Interrupt 4	20	14	ICR02	442 _H	3AC _H	000FFFA _C	
External Interrupt 5	21	15			3A8 _H	000FFFA8 _H	
External Interrupt 6	22	16	ICR03	443 _H	3A4 _H	000FFFA4 _H	
External Interrupt 7	23	17			3A0 _H	000FFFA0 _H	
External Interrupt 8	24	18	ICR04	444 _H	39C _H	000FFF9 _C	
External Interrupt 9	25	19			398 _H	000FFF98 _H	
External Interrupt 10	26	1A	ICR05	445 _H	394 _H	000FFF94 _H	
External Interrupt 11	27	1B			390 _H	000FFF90 _H	

Interrupt	Interrupt number		Interrupt level		Interrupt vector ^[1]		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
External Interrupt 12	28	1C	ICR06	446 _H	38C _H	000FFF8C _H	
External Interrupt 13	29	1D			388 _H	000FFF88 _H	
External Interrupt 14	30	1E	ICR07	447 _H	384 _H	000FFF84 _H	
External Interrupt 15	31	1F			380 _H	000FFF80 _H	
Reload Timer 0	32	20	ICR08	448 _H	37C _H	000FFF7C _H	4
Reload Timer 1	33	21			378 _H	000FFF78 _H	5
Reload Timer 2	34	22	ICR09	449 _H	374 _H	000FFF74 _H	
Reload Timer 3	35	23			370 _H	000FFF70 _H	
System reserved	36	24	ICR10	44A _H	36C _H	000FFF6C _H	
System reserved	37	25			368 _H	000FFF68 _H	
System reserved	38	26	ICR11	44B _H	364 _H	000FFF64 _H	
Reload Timer 7	39	27			360 _H	000FFF60 _H	
Free Run Timer 0	40	28	ICR12	44C _H	35C _H	000FFF5C _H	
Free Run Timer 1	41	29			358 _H	000FFF58 _H	
Free Run Timer 2	42	2A	ICR13	44D _H	354 _H	000FFF54 _H	
Free Run Timer 3	43	2B			350 _H	000FFF50 _H	
System reserved	44	2C	ICR14	44E _H	34C _H	000FFF4C _H	
System reserved	45	2D			348 _H	000FFF48 _H	
System reserved	46	2E	ICR15	44F _H	344 _H	000FFF44 _H	
System reserved	47	2F			340 _H	000FFF40 _H	
CAN 0	48	30	ICR16	450 _H	33C _H	000FFF3C _H	
CAN 1	49	31			338 _H	000FFF38 _H	
System reserved	50	32	ICR17	451 _H	334 _H	000FFF34 _H	
System reserved	51	33			330 _H	000FFF30 _H	
System reserved	52	34	ICR18	452 _H	32C _H	000FFF2C _H	
System reserved	53	35			328 _H	000FFF28 _H	
LIN-USART 0 RX	54	36	ICR19	453 _H	324 _H	000FFF24 _H	6
LIN-USART 0 TX	55	37			320 _H	000FFF20 _H	7
LIN-USART 1 RX	56	38	ICR20	454 _H	31C _H	000FFF1C _H	8
LIN-USART 1 TX	57	39			318 _H	000FFF18 _H	9
LIN-USART 2 RX	58	3A	ICR21	455 _H	314 _H	000FFF14 _H	
LIN-USART 2 TX	59	3B			310 _H	000FFF10 _H	
LIN-USART 3 RX	60	3C	ICR22	456 _H	30C _H	000FFF0C _H	
LIN-USART 3 TX	61	3D			308 _H	000FFF08 _H	

Interrupt	Interrupt number		Interrupt level		Interrupt vector ^[1]		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
System reserved	62	3E	ICR23 ^[3]	457 _H	304 _H	000FFF04 _H	
Delayed Interrupt	63	3F			300 _H	000FFF00 _H	
System reserved ^[2]	64	40	(ICR24)	(458 _H)	2FC _H	000FFEFC _H	
System reserved ^[2]	65	41			2F8 _H	000FFEFC _H	
LIN-USART 4 RX	66	42	ICR25	459 _H	2F4 _H	000FFEFC _H	10
LIN-USART 4 TX	67	43			2F0 _H	000FFEFC _H	11
LIN-USART 5 RX	68	44	ICR26	45A _H	2EC _H	000FFEEC _H	12
LIN-USART 5 TX	69	45			2E8 _H	000FFEEC _H	13
LIN-USART 6 RX	70	46	ICR27	45B _H	2E4 _H	000FFEEC _H	
LIN-USART 6 TX	71	47			2E0 _H	000FFEEC _H	
System reserved	72	48	ICR28	45C _H	2DC _H	000FFEDC _H	
System reserved	73	49			2D8 _H	000FFEDC _H	
I ² C 0 / I ² C 2	74	4A	ICR29	45D _H	2D4 _H	000FFED4 _H	
I ² C 1	75	4B			2D0 _H	000FFED4 _H	
System reserved	76	4C	ICR30	45E _H	2CC _H	000FFEC4 _H	
System reserved	77	4D			2C8 _H	000FFEC4 _H	
System reserved	78	4E	ICR31	45F _H	2C4 _H	000FFEC4 _H	
System reserved	79	4F			2C0 _H	000FFEC4 _H	
System reserved	80	50	ICR32	460 _H	2BC _H	000FFEC4 _H	
System reserved	81	51			2B8 _H	000FFEC4 _H	
System reserved	82	52	ICR33	461 _H	2B4 _H	000FFEC4 _H	
System reserved	83	53			2B0 _H	000FFEC4 _H	
System reserved	84	54	ICR34	462 _H	2AC _H	000FFEAC _H	
System reserved	85	55			2A8 _H	000FFEAC _H	
System reserved	86	56	ICR35	463 _H	2A4 _H	000FFEAC _H	
System reserved	87	57			2A0 _H	000FFEAC _H	
System reserved	88	58	ICR36	464 _H	29C _H	000FFE9C _H	
System reserved	89	59			298 _H	000FFE9C _H	
System reserved	90	5A	ICR37	465 _H	294 _H	000FFE9C _H	
System reserved	91	5B			290 _H	000FFE9C _H	
Input Capture 0	92	5C	ICR38	466 _H	28C _H	000FFE8C _H	
Input Capture 1	93	5D			288 _H	000FFE8C _H	
Input Capture 2	94	5E	ICR39	467 _H	284 _H	000FFE8C _H	
Input Capture 3	95	5F			280 _H	000FFE8C _H	

Interrupt	Interrupt number		Interrupt level		Interrupt vector ^[1]		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
System reserved	96	60	ICR40	468 _H	27C _H	000FFE7C _H	
System reserved	97	61			278 _H	000FFE78 _H	
System reserved	98	62	ICR41	469 _H	274 _H	000FFE74 _H	
System reserved	99	63			270 _H	000FFE70 _H	
Output Compare 0	100	64	ICR42	46A _H	26C _H	000FFE6C _H	
Output Compare 1	101	65			268 _H	000FFE68 _H	
Output Compare 2	102	66	ICR43	46B _H	264 _H	000FFE64 _H	
Output Compare 3	103	67			260 _H	000FFE60 _H	
System reserved	104	68	ICR44	46C _H	25C _H	000FFE5C _H	
System reserved	105	69			258 _H	000FFE58 _H	
System reserved	106	6A	ICR45	46D _H	254 _H	000FFE54 _H	
System reserved	107	6B			250 _H	000FFE50 _H	
System reserved	108	6C	ICR46	46E _H	24C _H	000FFE4C _H	
System reserved	109	6D			248 _H	000FFE48 _H	
System reserved	110	6E	ICR47 ^[3]	46F _H	244 _H	000FFE44 _H	
System reserved	111	6F			240 _H	000FFE40 _H	
Prog. Pulse Gen. 0	112	70	ICR48	470 _H	23C _H	000FFE3C _H	15
Prog. Pulse Gen. 1	113	71			238 _H	000FFE38 _H	
Prog. Pulse Gen. 2	114	72	ICR49	471 _H	234 _H	000FFE34 _H	
Prog. Pulse Gen. 3	115	73			230 _H	000FFE30 _H	
Prog. Pulse Gen. 4	116	74	ICR50	472 _H	22C _H	000FFE2C _H	
Prog. Pulse Gen. 5	117	75			228 _H	000FFE28 _H	
Prog. Pulse Gen. 6	118	76	ICR51	473 _H	224 _H	000FFE24 _H	
Prog. Pulse Gen. 7	119	77			220 _H	000FFE20 _H	
System reserved	120	78	ICR52	474 _H	21C _H	000FFE1C _H	
System reserved	121	79			218 _H	000FFE18 _H	
System reserved	122	7A	ICR53	475 _H	214 _H	000FFE14 _H	
System reserved	123	7B			210 _H	000FFE10 _H	
System reserved	124	7C	ICR54	476 _H	20C _H	000FFE0C _H	
System reserved	125	7D			208 _H	000FFE08 _H	
System reserved	126	7E	ICR55	477 _H	204 _H	000FFE04 _H	
System reserved	127	7F			200 _H	000FFE00 _H	
System reserved	128	80	ICR56	478 _H	1FC _H	000FFDFC _H	
System reserved	129	81			1F8 _H	000FFDF8 _H	

Interrupt	Interrupt number		Interrupt level		Interrupt vector ^[1]		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
System reserved	130	82	ICR57	479 _H	1F4 _H	000FFDF4 _H	
System reserved	131	83			1F0 _H	000FFDF0 _H	
Real Time Clock	132	84	ICR58	47A _H	1EC _H	000FFDEC _H	
Calibration Unit	133	85			1E8 _H	000FFDE8 _H	
A/D Converter 0	134	86	ICR59	47B _H	1E4 _H	000FFDE4 _H	14
System reserved	135	87			1E0 _H	000FFDE0 _H	
System reserved	136	88	ICR60	47C _H	1DC _H	000FFDDC _H	
System reserved	137	89			1D8 _H	000FFDD8 _H	
Low Voltage Detection	138	8A	ICR61	47D _H	1D4 _H	000FFDD4 _H	
System reserved	139	8B			1D0 _H	000FFDD0 _H	
Timebase Overflow	140	8C	ICR62	47E _H	1CC _H	000FFDCC _H	
PLL Clock Gear	141	8D			1C8 _H	000FFDC8 _H	
DMA Controller	142	8E	ICR63	47F _H	1C4 _H	000FFDC4 _H	
Main/Sub OSC stability wait	143	8F			1C0 _H	000FFDC0 _H	
System reserved	144	90	–	–	1BC _H	000FFDBC	
Used by the INT instruction.	145 to 255	91 to FF	–	–	1B8 _H to 000 _H	000FFDB8 _H to 000FFC00 _H	

1. The vector address for each EIT (exception, interrupt or trap) is calculated by adding the listed offset to the table base register value (TBR) . The TBR specifies the top address of the EIT vector table. The default vector address are for the default TBR value (000FFC00_H) . The TBR is initialized to this value by a reset.
2. Used by REALOS
3. ICR23 and ICR47 can be exchanged by setting the REALOS compatibility bit (addr 0C03 : IOS[0])

12. Electrical Characteristics

12.1 Absolute Maximum Rating

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage 1 ^[1]	V _{CC3}	V _{SS} – 0.5	V _{SS} + 4.0	V	
Power supply voltage 2 ^[1]	V _{CC5}	V _{SS} – 0.5	V _{SS} + 6.0	V	
Analog power supply voltage ^[1]	AV _{CC3}	V _{SS} – 0.5	V _{SS} + 4.0	V	[2]
Analog power supply voltage ^[1]	AVRH	V _{SS} – 0.5	V _{SS} + 4.0	V	[2]
Input voltage 1 ^[1]	V _{I1}	V _{SS} – 0.3	V _{CC3} + 0.3	V	[3]
Input voltage 2 ^[1]	V _{I2}	V _{SS} – 0.3	V _{CC5} + 0.3	V	[3]
Analog pin input voltage ^[1]	V _{IA}	V _{SS} – 0.3	AV _{CC3} + 0.3	V	
Output voltage 1 ^[1]	V _{O1}	V _{SS} – 0.3	V _{CC3} + 0.3	V	[3]
Output voltage 2 ^[1]	V _{O2}	V _{SS} – 0.3	V _{CC5} + 0.3	V	[3]
Maximum clamp current	I _{CLAMP}	– 2.0	+ 2.0	mA	[4]
Total maximum clamp current	Σ I _{CLAMP}	–	20	mA	[4]
“L” level maximum output current	I _{OL}	–	10	mA	[5]
“L” level average output current	I _{OLAV}	–	8	mA	[6]
“L” level total maximum output current	Σ I _{OL}	–	100	mA	
“L” level total average output current	Σ I _{OLAV}	–	50	mA	[7]
“H” level maximum output current	I _{OH}	–	– 10	mA	[5]
“H” level average output current	I _{OHAV}	–	– 4	mA	[6]
“H” level total maximum output current	Σ I _{OH}	–	– 50	mA	
“H” level total average output current	Σ I _{OHAV}	–	– 20	mA	[7]
Power consumption	P _D	–	1000	mW	
Operation ambient temperature	T _A	– 40	+ 85	°C	
Storage temperature	T _{stg}	– 55	+ 125	°C	

1. The parameter is based on V_{SS} = AV_{SS} = 0.0 V.

2. Be careful not to exceed “V_{CC} + 0.3 V”, for example, when the power is turned on. Also, do not let AV_{CC3} exceed V_{CC3}.

3. V_I and V_O should not exceed “V_{CC} + 0.3 V”. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supercedes the V_I rating.

4.

■ Relevant pins : Pins that are used as I/O ports or that are shared as I/O ports

■ Use within recommended operating conditions.

■ Use at DC voltage (current).

■ The +B signal is an input signal exceeding V_{CC} voltage. The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.

■ The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.


■ Note that, when the microcontroller drive current is low as in low power consumption mode, the +B input potential can increase the potential at the V_{CC} pin via a protective diode, possibly affecting other devices.

■ Note that, if the +B signal is input exists when the microcontroller is off (not fixed at 0 V) , power is supplied through the pin, possibly causing the microcontroller to operate imperfectly.

■ Note that, if the +B input exists when the power supply is turned on, power is supplied through the pin, possibly resulting in a power-supply voltage at which a power-on reset does not work.

■ Be careful not to let the +B input pin open.

Figure 3. Example of recommended circuit :



5. The maximum output current is the peak value for a single pin.
6. The average output current is the average current for a single pin over a period of 100 ms.
7. The total average output current is the average current for all pins over a period of 100 ms.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

12.2 Recommended Operating Conditions

($V_{SS} = AV_{SS} = 0.0$ V)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V_{CC5}	4.5	–	5.5	V	
	V_{CC3}	3.0	–	3.6	V	
	AV_{CC3}	3.0	–	3.6	V	
Smoothing capacitor	C_S	–	4.7 (accuracy within $\pm 50\%$)	–	μF	Use a ceramic capacitor or a capacitor having the similar frequency characteristic. For a smoothing capacitor of VCC5 pin (VCC3 pin) , use one having a capacitance value greater than C_S .
Operating temperature	T_A	– 40	–	+ 85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



12.3 DC Characteristics

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC5} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	V_{IH1}	CMOS hysteresis input	–	$0.8 \times V_{CC}$	–	$V_{CC} + 0.3$	V	[2]
	V_{IH2}	CMOS hysteresis input	–	$0.7 \times V_{CC}$	–	$V_{CC} + 0.3$	V	
	V_{IH3}	CMOS input	–	$0.7 \times V_{CC}$	–	$V_{CC} + 0.3$	V	[1]
	V_{IH4}	Automotive input	–	$0.8 \times V_{CC}$	–	$V_{CC} + 0.3$	V	
	V_{IH5}	I ² C input	–	$0.7 \times V_{CC3}$	–	$V_{CC5} + 0.3$	V	
“L” level input voltage	V_{IL1}	CMOS hysteresis input	–	$V_{SS} - 0.3$	–	$0.2 \times V_{CC}$	V	[2]
	V_{IL2}	CMOS hysteresis input	–	$V_{SS} - 0.3$	–	$0.3 \times V_{CC}$	V	
	V_{IL3}	CMOS input	–	$V_{SS} - 0.3$	–	$0.3 \times V_{CC}$	V	[1]
	V_{IL4}	Automotive input	–	$V_{SS} - 0.3$	–	$0.5 \times V_{CC}$	V	
	V_{IL5}	I ² C input	–	$V_{SS} - 0.3$	–	$0.3 \times V_{CC3}$	V	
“H” level output voltage	V_{OH1}	3.3 V, 5 V switch pin	$V_{CC} = 5.0\text{ V}$, $I_{OH} = 5.0\text{ mA}$ / $V_{CC} = 3.3\text{ V}$, $I_{OH} = 2.0\text{ mA}$	$V_{CC} - 0.5$	–	–	V	
	V_{OH2}	3.3 V dedicated pin	$V_{CC3} = 3.3\text{ V}$, $I_{OH} = 4.0\text{ mA}$	$V_{CC3} - 0.5$	–	–	V	
“L” level output voltage	V_{OL1}	3.3 V, 5 V switch pin	$V_{CC} = 5.0\text{ V}$, $I_{OL} = 5.0\text{ mA}$ / $V_{CC} = 3.3\text{ V}$, $I_{OL} = 2.0\text{ mA}$	–	–	0.4	V	
	V_{OL2}	3.3 V dedicated pin	$V_{CC3} = 3.3\text{ V}$, $I_{OL} = 4.0\text{ mA}$	–	–	0.4	V	
	V_{OL3}	I ² C pin	$V_{CC3} = 3.3\text{ V}$, $I_{OL} = 3.0\text{ mA}$	–	–	0.4	V	
Input leak current	I_{IL}	Input pin	$V_{CC} = AV_{CC} = 5.0\text{ V}$, $V_{SS} < V_I < V_{CC}$	–5	–	+ 5	μA	
Pull-up resistance value	R_{UP}	\overline{INIT} , pull-up pin	–	25	50	100	kΩ	

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC5} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Pull-down resistance value	R_{DOWN}	MD3, Pull-up pin	–	25	50	100	$k\Omega$	
Power supply current	I_{CC3}	VCC3	CPU core : 80 MHz, External bus : 40 MHz (no-load) , Peripheral macro : 10 MHz, CAN : 20 MHz	–	120	150	mA	
	I_{CC5}	VCC5	–	–	15	20	mA	
	I_{CCH}	VCC3	+ 85 °C	–	1	3	mA	At stop
	I_{CCH}	VCC3	+ 85 °C	–	10	50	μA	At shut-down
Input capacitance	C_{IN}	Except VCC, VSS, AVCC3, AVSS, AVRH	–	–	5	15	pF	

[1]: Only 3.3 V pins and MD0 pin, MD1 pin and MD2 pin as I/O power supply

[2]: Including the INIT pin, MD3 pin, and NMI pin.


12.4 AC Characteristics

12.4.1 Clock Timing

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC5} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_C	X0 X1	3.4	–	4.2	MHz	Main clock
Clock cycle time	t_C	X0 X1	238	–	294	ns	
Clock frequency	f_{CS}	X0A X1A	32	–	100	kHz	Sub clock
Clock cycle time	t_{CS}	X0A X1A	10	–	31.25	μs	
Internal operation clock frequency	f_{CP}	–	0.032	–	80	MHz	CPU
	f_{CPP}		0.032	–	20	MHz	Peripheral
	f_{CPT}		0.032	–	40	MHz	External bus
	f_{CAN}		–	–	20	MHz	Clock after divided by CAN prescaler
Internal operation clock cycle time	t_{CP}	–	12.5	–	31250	ns	CPU
	t_{CPP}		50	–	31250	ns	Peripheral
	t_{CPT}		25	–	31250	ns	External bus
	t_{CAN}		50	–	–	ns	Clock after divided by CAN prescaler

Figure 4. Conditions for measuring the clock timing ratings




12.4.2 Clock Output Timing

($V_{CC3} = 3.0\text{ V}$ to 3.6 V , $V_{CC5} = 4.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	SYSCLK	–	t_{CPT}	–	ns	[1]
SYSCLK $\uparrow \rightarrow$ SYSCLK \downarrow	t_{CHCL}	SYSCLK		12.5	108.5	ns	
SYSCLK $\downarrow \rightarrow$ SYSCLK \uparrow	t_{CLCH}	SYSCLK		12.5	108.5	ns	


1. t_{CYC} is the frequency of 1 clock cycle.



12.4.3 Reset Input

($V_{CC3} = 3.0\text{ V}$ to 3.6 V , $V_{CC5} = 4.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
$\overline{\text{INIT}}$ input time (at power-on, at return from shutdown mode)	t_{INTL}	$\overline{\text{INIT}}$	–	8	–	ms
$\overline{\text{INIT}}$ input time (other than the above)				20	–	μs



12.4.4 Interrupt Characteristics for Recover from Shutdown

($V_{CC3} = 3.0\text{ V}$ to 3.6 V , $V_{CC5} = 4.5\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)


Parameter	Condition	Value		Unit
		Min	Max	
Interrupt input time (If using level interrupt during recover from shutdown)	–	500	–	μs

12.4.5 Normal Bus Access Read/write Operation

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ °C to }+85\text{ °C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
$\overline{CS0}$ to $\overline{CS4}$ setup	t_{CSLCH}	SYSCLK $\overline{CS0}$ to $\overline{CS4}$	—	3	-	ns	
	t_{CSDLCH}			- 3	-	ns	
$\overline{CS0}$ to $\overline{CS4}$ hold	t_{CHCSH}			3	$t_{CYC}/2 + 6$	ns	
Address setup	t_{ASCH}	SYSCLK A23 to A00		3	-	ns	
	t_{ASWL}	$\overline{WR0}$, $\overline{WR1}$ A23 to A00		3	-	ns	
	t_{ASRL}	\overline{RD} A23 to A00		3	-	ns	
Address hold	t_{CHAX}	SYSCLK A23 to A00		3	$t_{CYC}/2 + 6$	ns	
	t_{WHAX}	$\overline{WR0}$, $\overline{WR1}$ A23 to A00		3	-	ns	
	t_{RHAX}	\overline{RD} A23 to A00		3	-	ns	
Valid address/valid data input time	t_{AVDV}	A23 to A00 D31 to D16		-	$3/2 \times t_{CYC} - 15$	ns	[1]
$\overline{WR0}$, $\overline{WR1}$ delay time	t_{CHWL}	SYSCLK $\overline{WR0}$, $\overline{WR1}$		-	6	ns	
	t_{CHWH}			-	6	ns	
Data setup time (\overline{WRn} rising)	t_{DSWH}	D31 to D16 $\overline{WR0}$, $\overline{WR1}$		$t_{CYC} - 3$	-	ns	
Data hold time (\overline{WRn} rising)	t_{WHDX}	D31 to D16 $\overline{WR0}$, $\overline{WR1}$		3	-	ns	
$\overline{WR0}$, $\overline{WR1}$ minimum pulse width	t_{WLWH}	$\overline{WR0}$, $\overline{WR1}$		$t_{CYC} - 3$	-	ns	
\overline{RD} delay time	t_{CHRL}	SYSCLK \overline{RD}		-	6	ns	
	t_{CHRH}			-	6	ns	
Data setup time (\overline{RD} rising)	t_{DSRH}	D31 to D16 \overline{RD}		20	-	ns	
Data hold time (\overline{RD} rising)	t_{RHDX}	D31 to D16 \overline{RD}		0	-	ns	
\overline{RD} minimum pulse width	t_{RLRH}	\overline{RD}		$t_{CYC} - 3$	-	ns	
\overline{AS} setup time	t_{ASLCH}	SYSCLK \overline{AS}		3	-	ns	
\overline{AS} hold time	t_{CHASH}			3	$t_{CYC}/2 + 6$	ns	


1. When the bus timing is delayed by automatic wait insertion or RDY input, add the time ($t_{CYC} \times$ the number of cycles added for the delay) to this rating.



12.4.6 Ready Input Timing

($V_{CC3} = 3.0\text{ V to } 3.6\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
RDY setup time→ SYSCLK↓	t_{RDYS}	SYSCLK RDY	-	10	-	ns
SYSCLK↑→ RDY hold time	t_{RDYH}	SYSCLK RDY		0	-	ns




12.4.7 Hold Timing

($V_{CC3} = 3.0\text{ V to } 3.6\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
$\overline{\text{BGRNT}}$ delay time	t_{CHBGL}	$\overline{\text{SYSCLK}}$ $\overline{\text{BGRNT}}$	—	—	10	ns
	t_{CHBGH}			3	10	ns
$\overline{\text{BGRNT}}$ rising from pin floating	t_{XHAL}	—		$t_{\text{CYC}} - 10$	$t_{\text{CYC}} + 10$	ns
$\overline{\text{BGRNT}}$ rising from pin valid	t_{HAHV}	$\overline{\text{BGRNT}}$		$t_{\text{CYC}} - 10$	$t_{\text{CYC}} + 10$	ns

Note: After a BRQ is captured, a minimum of 1 cycle is required before $\overline{\text{BGRNT}}$ changes.



12.4.8 LIN-USART Timing

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{CC5} = 4.5\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK0 to SCK6	Internal shift clock mode	$5t_{CYCP}$	-	ns
SCK \downarrow → SOT delay time	t_{SLOV}	SCK0 to SCK6, SOT0 to SOT6		- 50	+ 50	ns
Valid SIN → SCK \uparrow	t_{IVSH}	SCK0 to SCK6, SIN0 to SIN6		$t_{CYCP} + 80$	-	ns
SCK \uparrow → valid SIN hold time	t_{SHIX}	SCK0 to SCK6, SIN0 to SIN6		0	-	ns
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK6	External shift clock mode	$t_{CYCP} + 10$	-	ns
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK6		$3t_{CYCP}$	-	ns
SCK \downarrow → SOT delay time	t_{SLOV}	SCK0 to SCK6, SOT0 to SOT6		-	150	ns
Valid SIN → SCK \uparrow	t_{IVSH}	SCK0 to SCK6, SIN0 to SIN6		30	-	ns
SCK \uparrow → valid SIN hold time	t_{SHIX}	SCK0 to SCK6, SIN0 to SIN6		$t_{CYCP} + 30$	-	ns
SCK rising time	t_F	SCK0 to SCK6		-	10	ns
SCK falling time	t_R	SCK0 to SCK6		-	10	ns

Notes:

- Above values are AC characteristics for CLK synchronous mode.
- t_{CYCP} is the cycle time of the peripheral clock.

Figure 5. Internal shift clock mode






Figure 6. External shift clock mode



12.4.9 DMA Controller Timing

($V_{CC3} = 3.0\text{ V to }3.6\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
DREQ0 input pulse	t _{DRWH}	DREQ0	–	–	10	ns
DACK0 delay time	t _{CLDL}	DACK0		–	10	ns
	t _{CLDH}			–	10	ns
DEOP0 delay time	t _{CLEL}	DEOP0		–	10	ns
	t _{CLEH}			–	10	ns
$\overline{\text{IORD}}$ delay time	t _{CHIRL}	$\overline{\text{IORD}}$		–	10	ns
	t _{CHIRH}			–	10	ns
$\overline{\text{IOWR}}$ delay time	t _{CHIWL}	$\overline{\text{IOWR}}$		–	10	ns
	t _{CHIWH}			–	10	ns




12.4.10 Free-Run Timer Clock

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{CC5} = 4.0 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH}, t_{TIWL}	FRCK0 to FRCK3	–	$4t_{CYCP}$	–	ns

Note: t_{CYCP} is the cycle time of the peripheral clock.




12.4.11 Trigger input timing

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{CC5} = 4.0 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input capture input trigger	t_{INP}	ICU0 to ICU3	–	$5t_{CYCP}$	–	ns
A/D converter trigger	t_{ATGX}	\overline{ATG}	–	$5t_{CYCP}$	–	ns

Note: t_{CYCP} is the cycle time of the peripheral clock.



12.5 Electrical Characteristics for A/D Converter

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	–	–	–	–	10	bit	
Total error ^[1]	–	–	–	–	±3	LSB	At $AV_{CC3} = 3.3 \text{ V}$, $AV_{RH} = 3.3 \text{ V}$
Linearity error ^[1]	–	–	–	–	±2.5	LSB	
Differential linearity error ^[1]	–	–	–	–	±1.9	LSB	
Zero transition voltage ^[1]	V_{OT}	AN0 to AN15	$AV_{RL} - 1.5 \text{ LSB}$	$AV_{RL} + 0.5 \text{ LSB}$	$AV_{RL} + 2.5 \text{ LSB}$	V	
Full scale transition voltage ^[1]	V_{FST}	AN0 to AN15	$AV_{RH} - 3.5 \text{ LSB}$	$AV_{RH} - 1.5 \text{ LSB}$	$AV_{RH} + 0.5 \text{ LSB}$	V	
Conversion time	–	–	3 ^[2]	–	–	μs	
Analog port input current	I_{AIN}	AN0 to AN15	–	–	10	μA	
Analog input voltage	V_{AIN}	AN0 to AN15	AV_{SS}	–	AV_{RH}	V	
Reference voltage	–	AV_{RH}	AV_{SS}	–	AV_{CC3}	V	
Analog power supply current (analog + digital)	I_A	AV_{CC3}	–	1.5	2.5	mA	Including reference supply
	I_{AH} ^[3]		–	–	10	μA	
Analog input equivalent capacity	C_{in}	AN0 to AN15	–	–	11.0	pF	
Analog input equivalent resistance	R_{in}	AN0 to AN15	–	–	12.1	kΩ	
Output impedance of analog signal source	R_{ext}	–	–	–	4.2	kΩ	

1. Standard value in the CPU sleep state

2. Please adjust the peripheral clock and conversion time setting register so as not to become less than 3μs.

3. The current when A/D converter is not operating, or in the CPU stop mode (at $V_{CC3} = AV_{CC3} = AV_{RH} = 3.3 \text{ V}$).

12.5.1 Cautions Relating to the A/D Converter

The diagram below shows the equivalent circuit of the sampling circuit in the A/D converter.

The output impedance of the external circuit connected to the analog input must satisfy the following criteria.

- The recommended output impedance for the external circuit is 4.2 kΩ or less.
- If an external capacitor is used, remember to consider the capacitive voltage divider effect due to the external capacitor and the internal capacitor in the chip. Accordingly, an external capacitance several thousand times that of the internal capacitance is recommended.
- The analog voltage sampling period may be too short if the output impedance of the external circuit is high. In this case, select R_{ext} and T_{smp} such that they satisfy the following condition.

$$R_{ext} = T_{smp} / (7 \times C_{in}) - R_{in}$$


R_{ext} : Output impedance of the analog signal source

T_{smp} : Sampling time

C_{in} : Equivalent capacitance of analog input

R_{in} : Equivalent resistance of analog input

Input impedance



12.5.2 Definition of A/D Converter Terms

■ Resolution

Analog variation that is recognizable by an A/D converter.

■ Linearity error



Deviation between actual conversion characteristics and a straight line connecting zero transition point ("00 0000 0000_B" ↔ "00 0000 0001_B") and full scale transition point ("11 1111 1110_B" ↔ "11 1111 1111_B").

■ Differential linearity error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

■ Total error

This error indicates the difference between actual and theoretical values, including the zero transition error/ full scale transition error/linearity error.



$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1\text{LSB}' \times (N - 1) + V_{OT}\}}{1\text{LSB}'} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{LSB}'} \text{ [LSB]}$$


$$1\text{LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N: A/D converter digital output value

V_{OT}: A voltage at which digital output transits from 000_H to 001_H

V_{FST}: A voltage at which digital output transits from 3FE_H to 3FF_H

V_{NT}: A voltage at which digital output transitions from N-1 to N



$$1\text{LSB}' (\text{ideal value}) = \frac{\text{AVRH} - \text{AV}_{\text{SS}}}{1024} [\text{V}]$$

$$\text{Total error of digital output } N = \frac{V_{\text{NT}} - \{1\text{LSB}' \times (N - 1) + 0.5\text{LSB}'\}}{1\text{LSB}'}$$

N: A/D converter digital output value

V_{NT}: A voltage at which digital output transits from (N + 1) to N


V_{OT}' (ideal value) = AV_{SS} + 0.5 LSB' [V]


V_{FST}' (ideal value) = AVRH - 1.5 LSB' [V]

13. Ordering Information

Part number	Package	Remarks
MB91F467RCPMC-GSE1	176-pin plastic LQFP (FPT-176P-M07)	Lead-free package

14. Package Dimension

 <p>176-pin plastic LQFP</p> <p>(FPT-176P-M07)</p>	Lead pitch	0.50 mm
	Package width × package length	24.0 × 24.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LQFP-0176-2424-0.50



15. Main Changes in this Edition

Spanion Publication Number: DS07-16603-3E

Page	Section	Change Results
4	1. Pin Assignment	Corrected the pin name for pin number 176. VCO5 → VCC5
6	2. Pin Description	Corrected the description of pin number 27.
7		Corrected the pin number. 72, 76 to 81 → 72, 75 to 81
9, 10		Added 163 to 175 pins in description of pin number 176.
11	3. I/O Circuit Type	Deleted the description of “pull-up” from circuit type column of type A. Deleted the description of “pull-down” from circuit type column of type B.
15	4. Handling Devices	Added the item “Serial communication”.
62	12. Electrical Characteristics 12.3. DC characteristics	Item: Changed the pin name for “Pull-down resistance value”. INIT, pull-up pin → MD3, pull-down pin
64	12.4. AC characteristics	Added the item “(4) Interrupt characteristics for recover from shutdown”.
74	12.4.10 Free-run timer clock	Added V_{IH} , V_{IL} to the timing chart.
	12.4.11 Trigger input timing	Added V_{IL} to the timing chart.

NOTE: Please see “Document History” for later revised information.

Document History

Document Title: MB91F467RC, FR60, MB91460R Series, 32-bit Microcontroller Datasheet Document Number: 002-04598				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	10/26/2009	Migrated to Cypress and assigned document number 002-04598. No change to document contents or format.
*A	5232531	AKIH	06/23/2016	Updated to Cypress template

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

ARM and Cortex are the trademarks of ARM Limited in the EU and other countries

© Cypress Semiconductor Corporation 2007-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.