

The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix "MB". However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix "CY".

### How to Check the Ordering Part Number

- 1. Go to <u>www.cypress.com/pcn</u>.
- 2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
- 3. Click the corresponding title from the search results.
- 4. Download the Affected Parts List file, which has details of all changes

### For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

### About Cypress

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.



# MB90598G/F598G/V595G

# F<sup>2</sup>MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller

The MB90595G series with FULL-CAN interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F<sup>2</sup>MC-16LX CPU core inherits an AT architecture of the F<sup>2</sup>MC\* family with additional instruction sets for highlevel languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

## Features

#### Clock

Embedded PLL clock multiplication circuit

Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz). Minimum instruction execution time: 62.5 ns (operation at

Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock,  $V_{CC}$  of 5.0 V)

- Instruction set to optimize controller applications Rich data types (bit, byte, word, long word) Rich addressing mode (23 types) Enhanced signed multiplication/division instruction and RETI instruction functions Enhanced precision calculation realized by the 32-bit accumulator
- Instruction set designed for high level language (C language) and multi-task operations Adoption of system stack pointer Enhanced pointer indirect instructions Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed: 4-byte instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation
   Extended intelligent I/O service function (EI<sup>2</sup>OS): Up to 10
- channelsEmbedded ROM size and types
- Mask ROM: 128 Kbytes Flash ROM: 128 Kbytes Embedded RAM size: 4 Kbytes (MB90595G: 6 Kbytes)
- Flash ROM

Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector Erase can be performed on each block

Block protection with external programming voltage

Low-power consumption (stand-by) mode
 Sleep mode (mode in which CPU operating clock is stopped)
 Stop mode (mode in which oscillation is stopped)

CPU intermittent operation mode Hardware stand-by mode

- Process: 0.5 µm CMOS technology
- I/O port General-purpose I/O ports: 78 ports Push-pull output and Schmitt trigger input. Programmable on each bit as I/O or signal for peripherals.
- Timer
   Watchdog timer: 1 channel
   8/16-bit PPG timer: 8/16-bit × 6 channels
   16-bit re-load timer: 2 channels
- 16-bit I/O timer
   16-bit Free-run timer: 1 channel
   Input capture: 4 channels
   Output compare: 4 channels
- Extended I/O serial interface: 1 channel
- UART0

With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.

- UART1 (SCI)
   With full-duplex double buffer (8-bit length)
   Clock asynchronized or clock synchronized serial transmission
   (I/O extended transmission) can be selectively used.
- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels) Amodule for starting an extended intelligent I/O service (EI<sup>2</sup>OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
   8/10-bit resolution can be selectively used.
   Starting by an external trigger input.
- FULL-CAN interface: 1 channel Conforming to Version 2.0 Part A and Part B Flexible message buffering (mailbox and FIFO buffering can be mixed)
- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes

Cypress Semiconductor Corporation Document Number: 002-07700 Rev. \*B 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised February 6, 2018



# Contents

| Product Lineup                                    | 3  |
|---|----|
| Pin Assignment                                    | 5  |
| Pin Description                                   |    |
| I/O Circuit Type                                  | 8  |
| Handling Devices                                  | 11 |
| Block Diagram                                     | 14 |
| Memory Space                                      |    |
| I/O Map   | 16 |
| Can Controller                                    |    |
| List of Control Registers                         | 23 |
| List of Message Buffers (ID Registers)            |    |
| List of Message Buffers (DLC Registers and        |    |
| Data Registers)                                   | 27 |
| Interrupt Source, Interrupt Vector, and Interrupt |    |
| Control Register                                  | 29 |
|   |    |

| Electrical Characteristics   |    |
|------------------------------|----|
| Absolute Maximum Ratings     | 31 |
| Recommended Conditions       |    |
| DC Characteristics           |    |
| AC Characteristics           |    |
| A/D Converter                |    |
| A/D Converter Glossary       |    |
| Notes on Using A/D Converter | 45 |
| Flash memory                 |    |
| Example Characteristics      |    |
| Ordering Information         |    |
| Package Dimensions           |    |
| Major Changes                |    |



# 1. Product Lineup

|  | Features   | MB90598G   | MB90V595G  |                        |  |  |
|--|--|--|--|------------------------|--|--|
| Classifica   | ation  | Mask ROM product   | Flash ROM product  | Evaluation product     |  |  |
| ROM size   |  | 128 Kbytes   | 128 Kbytes<br>Boot block<br>Hard-wired reset vector  | None                   |  |  |
| RAM size   | Э  | 4 Kbytes   | 4 Kbytes   | 6 Kbytes               |  |  |
| Emulator   | specific power supply  | -  |  | None                   |  |  |
| CPU fund   | ctions   | The number of instructions: 351<br>Instruction bit length: 8 bits, 16 bits<br>Instruction length: 1 byte to 7 bytes<br>Data bit length: 1 bit, 8 bits, 16 bits<br>Minimum execution time: 62.5 ns (at machine<br>Interrupt processing time: 1.5 $\mu$ s<br>(at machine c                             | e clock frequency of 16 MHz)<br>lock frequency of 16 MHz, minim                              | um value)              |  |  |
| UART0  |  | Clock synchronized transmission (500 K/1 M/<br>Clock asynchronized transmission (4808/520<br>/500<br>Transmission can be performed by bi-directic  | 8/9615/10417/19230/38460/625<br>000 bps at machine clock freque                              | ncy of 16 MHz)         |  |  |
| UART1(S  | SCI)   | Clock synchronized transmission (62.5 K/125<br>Clock asynchronized transmission (1202/240<br>Transmission can be performed by bi-direction   | 4/4808/9615/31250 bps)   | ster/slave connection. |  |  |
| 8/10-bit A   | A/D converter  | Conversion precision: 8/10-bit can be selectiv<br>Number of inputs: 8<br>One-shot conversion mode (converts selecte<br>Scan conversion mode (converts two or more<br>up to 8 chann<br>Continuous conversion mode (converts selected character)<br>Stop conversion mode (converts selected character) | d channel once only)<br>e successive channels and can p<br>els)<br>ted channel continuously) | 0                      |  |  |
|  | 16-bit PPG timers       Number of channels: 6 (8/16-bit × 6 channels)         PPG operation of 8-bit or 16-bit       A pulse wave of given intervals and given duty ratios can be output.         Pulse interval: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> (fsys = system clock frequency)         128µs (fosc = 4MHz: oscillation clock frequency) |  |  |                        |  |  |
| Number of channels: 2           16-bit Reload timer         Operation clock frequency: fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Sy Supports External Event Count function |  |  | ys/2⁵ (fsys = System clock frequ   | ency)                  |  |  |
| 16-bit   | 16-bit<br>Output compares  | Number of channels: 4<br>Pin input factor: A match signal of compare register  |  |                        |  |  |
| I/O tim-<br>er     Input captures     Number of channels: 4<br>Rewriting a register value upon a pin input (rising, falling, or both edges)  |  |  |  |                        |  |  |



| Features  | MB90598G  | MB90F598G   | MB90V595G |  |  |  |  |
|---|---|---|-----------|--|--|--|--|
| CAN Interface   | Number of channels: 1<br>Conforms to CAN Specification Version 2.0 Part A and B<br>Automatic re-transmission in case of error<br>Automatic transmission responding to Remote Frame<br>Prioritized 16 message buffers for data and ID's<br>Supports multiple messages<br>Flexible configuration of acceptance filtering:<br>Full bit compare / Full bit mask / Two partial bit masks<br>Supports up to 1Mbps<br>CAN bit timing setting:<br>MB90598G/F598G:TSEG2 ≥ RSJW |   |           |  |  |  |  |
| Stepping motor controller (4 channels)                | Four high current outputs for each channel<br>Synchronized two 8-bit PWM's for each channel   |   |           |  |  |  |  |
| External interrupt circuit                            | Number of inputs: 8<br>Started by a rising edge, a falling edge, an "H" le  | evel input, or an "L" level input.  |           |  |  |  |  |
| Serial IO   | Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock<br>frequency of 16 MHz)<br>LSB first/MSB first   |   |           |  |  |  |  |
| Watchdog timer  | Reset generation interval: 3.58 ms, 14.33 ms, 57<br>(at oscillation of 4 MHz, minimum value)  | Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms<br>(at oscillation of 4 MHz, minimum value) |           |  |  |  |  |
| Flash Memory  | Supports automatic programming, Embedded Algorithm and<br>Write/Erase/Erase-Suspend/Resume commands<br>A flag indicating completion of the algorithm<br>Hard-wired reset vector available in order to point to a fixed boot sector in Flash<br>Memory<br>Boot block configuration<br>Erase can be performed on each block<br>Block protection with external programming voltage<br>Flash Writer from Minato Electronics, Inc.   |   |           |  |  |  |  |
| Low-power consumption<br>(stand-by) mode              | Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by   |   |           |  |  |  |  |
| Process   | CMOS  |   |           |  |  |  |  |
| Power supply voltage for opera-<br>tion* <sup>2</sup> | +5 V±10 %   |   |           |  |  |  |  |
| Package   | QFP-100   |   | PGA-256   |  |  |  |  |


\*1: It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*2: Varies with conditions such as the operating frequency. (See "Electrical Characteristics.")



# 2. Pin Assignment





# 3. Pin Description

| Pin no.                     | Pin name     | Circuit type       | Function                                      |   |                    |
|-----------------------------|--------------|--------------------|---|---|--------------------|
| 82                          | X0           | А                  | Oscillator pin                                |   |                    |
| 83                          | X1           | A                  | Oscillator pin                                |   |                    |
| 77                          | RST          | В                  | Reset input                                   |   |                    |
| 52                          | HST          | С                  | Hardware standby input                        |   |                    |
| 85 to 88                    | P00 to P03   | G                  | General purpose IO                            |   |                    |
| 00 10 00                    | IN0 to IN3   | 0                  | Inputs for the Input Captures                 |   |                    |
| 89 to 92                    | P04 to P07   | G                  | General purpose IO                            |   |                    |
| 09 10 92                    | OUT0 to OUT3 | 9                  | Outputs for the Output Compares.              |   |                    |
| 93 to 98                    | P10 to P15   | D                  | General purpose IO                            |   |                    |
| 95 10 98                    | PPG0 to PPG5 | D                  | Outputs for the Programmable Pulse Generators |   |                    |
| 99                          | P16          | D                  | General purpose IO                            |   |                    |
| 33                          | TIN1         | d                  | TIN input for the 16-bit Reload Timer 1       |   |                    |
| 100                         | P17          | D                  | General purpose IO                            |   |                    |
| 100                         | TOT1         | d                  | TOT output for the 16-bit Reload Timer 1      |   |                    |
| 1 to 8                      | P20 to P27   | G                  | General purpose IO                            |   |                    |
| 9 to 10                     | P30 to P31   | G                  | General purpose IO                            |   |                    |
| 12 to 16                    | P32 to P36   | G                  | General purpose IO                            |   |                    |
| 17                          | P37          | D                  | General purpose IO                            |   |                    |
| 18                          | P40          | G                  | General purpose IO                            |   |                    |
|                             | SOT0         | )                  | SOT output for UART 0                         |   |                    |
| 10                          | 19 P41       |                    | P41   | G | General purpose IO |
| 10                          | SCK0         | 9                  | SCK input/output for UART 0                   |   |                    |
| 20                          | P42          | G                  | General purpose IO                            |   |                    |
| 20                          | SIN0         | 9                  | SIN input for UART 0                          |   |                    |
| 21                          | P43          | G                  | General purpose IO                            |   |                    |
| 21                          | SIN1         | 9                  | SIN input for UART 1                          |   |                    |
| 22                          | P44          | G                  | General purpose IO                            |   |                    |
|                             | SCK1         | 9                  | SCK input/output for UART 1                   |   |                    |
| 24                          | P45          | G                  | General purpose IO                            |   |                    |
| 24                          | SOT1         | 0                  | SOT output for UART 1                         |   |                    |
| 25                          | P46          | G                  | General purpose IO                            |   |                    |
| 20                          | SOT2         |                    | SOT output for the Serial IO                  |   |                    |
| 26 P47 G General purpose IO |              | General purpose IO |   |   |                    |
| 20                          | SCK2         | 5                  | SCK input/output for the Serial IO            |   |                    |




| P50         D         General purpose IO           29 to 32         P51 to P54         D         SIN Input for the Serial IO           33         P55         D         General purpose IO           33         P55         D         External interrupt input for INT4 to INT7           38 to 41         P60 to P63         General purpose IO         Input for the external trigger of the A/D Converter           38 to 41         P64 to P67         General purpose IO         Input for the A/D Converter           43 to 46         P64 to PA7         General purpose IO         Input for the A/D Converter           47         P66         D         General purpose IO         Input for the A/D Converter           47         P56         D         General purpose IO         Input for the A/D Converter           48         P57         D         General purpose IO         Intriviant for the 16-bit Reload Timer 0           48         TOTO         D         General purpose IO         Intriviant for the 16-bit Reload Timer 0           54 to 57         PWM1P0         F         General purpose IO         Output for Stepper Motor Controller channel 0           9WM2M0         PWM1M1         F         General purpose IO         Output for Stepper Motor Controller channel 1           9WM2M0  | Pin no.   | Pin name               | Circuit type       | Function  |  |  |
|---|-----------|------------------------|--------------------|---|--|--|
| SIN 2         SIN Input for the Serial IO           29 to 32         P51 to P54<br>INT4 to INT7         Qeneral purpose IO           33         P55         Ceneral purpose IO           33         P55         D         General purpose IO           38 to 41         P60 to P63         E         General purpose IO           43 to 46         P64 to P67         General purpose IO           43 to 46         P66 to P63         E         General purpose IO           43 to 46         P67         General purpose IO         Input for the AD Converter           43         P66 to P63         E         General purpose IO         Inputs for the AD Converter           47         P56         D         General purpose IO         Inputs for the 16-bit Reload Timer 0           48         P57         D         General purpose IO         Output for the 16-bit Reload Timer 0           54 to 57         PWM1P0<br>PVM2P0         F         General purpose IO         Output for Stepper Motor Controller channel 0           59 to 62         PVM1P1<br>PVM2P1<br>PVM2P1<br>PVM2P1         F         General purpose IO         Output for Stepper Motor Controller channel 1           69 to 72         P80 to P83<br>PVM2P3<br>PVM2P3         F         General purpose IO         Output for Stepper Motor Controller channel 2  |           | P50                    | 6                  | General purpose IO                                  |  |  |
| 28 to 32     INT4 to INIT     D     External interrupt input for INT4 to INIT7       33     ADTG     Input for the external trigger of the A/D Converter       38 to 41     P66 to P63     E       43 to 46     P64 to P67     E       43 to 46     P64 to P67     E       47     P56     Input for the A/D Converter       47     P56     Input for the A/D Converter       48     P57     E     General purpose IO       48     TOTO     Thin put for the 14-bit Reload Timer 0       48     TOTO TO     General purpose IO       54 to 57     PWM1P0<br>PWM2P0     PG to P73       59 to 62     PWM1P1<br>PWM2P0     F       60 to 72     PWM1P1<br>PWM2P1       76     PP3       60 to 72     PWM1P3       76     PWM1P3 <t< td=""><td>28</td><td>SIN2</td><td>D</td><td>SIN Input for the Serial IO</td></t<>  | 28        | SIN2                   | D                  | SIN Input for the Serial IO                         |  |  |
| INT4 to INT7         External interrupt input for INT4 to INT7           33         P55         D         General purpose IO           38 to 41         P60 to P63         E         General purpose IO           43 to 46         AN0 to AN3         E         General purpose IO           43 to 46         P64 to P67         E         General purpose IO           43 to 46         P64 to P67         E         General purpose IO           47         P56         D         General purpose IO           47         P56         D         General purpose IO           48         P57         Ceneral purpose IO         Timut for the A/D Converter           48         P57         D         General purpose IO         Toto to P73           54 to 57         P70 to P73         F         General purpose IO         Output for Stepper Motor Controller channel 0           59 to 62         PWM1P0<br>PWM2P0         F         General purpose IO         Output for Stepper Motor Controller channel 0           59 to 62         PWM1P1<br>PWM2P2         F         General purpose IO         Output for Stepper Motor Controller channel 1           64 to 67         P80 to P83<br>PWM1P2<br>PWM2P3         F         General purpose IO         Output for Stepper Motor Controller channel 2  | 20 to 22  | P51 to P54             | D                  | General purpose IO                                  |  |  |
| 33     ADTG     D     Input for the external trigger of the A/D Converter       38 to 41     P60 to P63     E     General purpose IO       43 to 46     P64 to P67     E     General purpose IO       43 to 46     P64 to P67     E     General purpose IO       47     P56     D     Tinputs for the A/D Converter       47     P56     D     Tinputs for the A/D Converter       48     P57     D     General purpose IO       48     TOTO     D     General purpose IO       54 to 57     P70 to P73     P70 to P73       PVM1P0     PVM1P0     F       Output for the 16-bit Reload Timer 0       54 to 57     P74 to P77       PVM1P0     F       Output for Stepper Motor Controller channel 0       PVM1P1     PVM2P0       PVM1P1     F       General purpose IO       0utput for Stepper Motor Controller channel 1       PVM2P0     PVM1P1       PVM1P1     F       General purpose IO       0utput for Stepper Motor Controller channel 1       PVM2P1     PVM1P2       PVM1P2     F       General purpose IO       PVM1P2     F       PVM1P2     PVM1P3       PVM1P4     F       PVM1P2 <td>29 10 32</td> <td>INT4 to INT7</td> <td>D</td> <td>External interrupt input for INT4 to INT7</td>   | 29 10 32  | INT4 to INT7           | D                  | External interrupt input for INT4 to INT7           |  |  |
| ADTG         Input for the external trigger of the A/D Converter           38 to 41         P60 to P63<br>AN0 to AN3         E         General purpose IO           43 to 46         P64 to P67<br>AN4 to AN7         E         General purpose IO           43 to 46         P66 to P63<br>AN4 to AN7         E         General purpose IO           47         P56<br>TIN0         D         General purpose IO           48         P57<br>TOTO         D         General purpose IO           48         P57<br>TOTO         D         General purpose IO           54 to 57         P70 to P73<br>PWM1P0<br>PWM2P0<br>PWM2P0<br>PWM2P0         F         General purpose IO           54 to 57         P74 to P77<br>PWM1P0<br>PWM2P0<br>PWM2P0<br>PWM2P0         F         General purpose IO           59 to 62         P74 to P77<br>PWM1P1<br>PWM2P1<br>PWM2P1<br>PWM2P1         F         General purpose IO           59 to 62         P74 to P77<br>PWM1P2<br>PWM2P2<br>PWM2P2<br>PWM2P2         F         General purpose IO           64 to 67         P80 to P83<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3         F         General purpose IO           69 to 72         P84 to P87<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3         F         General purpose IO           74         P90<br>TX         D         General purpose IO         TX  | 22        | P55                    | D                  | General purpose IO                                  |  |  |
| 38 to 41     AN0 to AN3     E     Inputs for the A/D Converter       43 to 46     P64 to P67     E     General purpose IO       47     P56     D     General purpose IO       47     P56     D     TIN oputs for the A/D Converter       48     P57     D     General purpose IO       48     P57     D     General purpose IO       7     P70 to P73     General purpose IO       9     PVM1P0     P       9     PWM1P0     F       0utput for the 16-bit Reload Timer 0       54 to 57     PWM1P0       PWM2P0     F       0utput for Stepper Motor Controller channel 0       PWM2P0     PWM2P0       PWM2P1     PWM2P1       PWM2P1     PWM2P1       PWM2P1     PWM2P2       PWM2P2     PWM1P2       PWM2P2     PWM2P3       PWM2P3     F       69 to 72     P84 to P87       P84 to P87     General purpose IO       PWM2P3     F       General purpose IO     Output for Stepper Motor Controller channel 2       PWM2P3     F       69 to 72     P84 to P87       P84 to P87     General purpose IO       PWM2P3     F       General purpose IO       P  |           | ADTG                   | D                  | Input for the external trigger of the A/D Converter |  |  |
| AN0 to AN3         Inputs for the A/D Converter           43 to 46         P64 to P67<br>AN4 to AN7         E         General purpose IO<br>Inputs for the A/D Converter           47         P56<br>TIN0         D         General purpose IO<br>TIN input for the 16-bit Reload Timer 0           48         P57<br>TOT0         D         General purpose IO<br>TOT output for the 16-bit Reload Timer 0           48         P70 to P73<br>PVM1P0<br>PVM1P0<br>PVM2P0<br>PVM2P0         General purpose IO           54 to 57         P70 to P73<br>PVM1P10<br>PVM2P0<br>PVM2P0         General purpose IO           59 to 62         PVM1P1<br>PVM2P1<br>PVM2P1         F           69 to 72         P80 to P83<br>PVM2P2<br>PVM2P2         General purpose IO           69 to 72         PVM1P3<br>PVM2P3<br>PVM2P3         F           69 to 72         P90<br>PVM1P3<br>PVM2P3<br>PVM2P3         F           69 to 72         P90<br>PVM1P3<br>PVM2P3<br>PVM2P3         F           69 to 72         P90<br>PVM2P3<br>PVM2P3<br>PVM2P3         F           69 to 72         P90<br>PVM1P3<br>PVM2P3<br>PVM2P3         F           69 to 72         P90<br>PVM2P3<br>PVM2P3         F           69 to 72         P90<br>PVM2P3         Ceneral purpose IO           75         P91         D         General purpose IO  | 38 to 41  | P60 to P63             | Е                  | General purpose IO                                  |  |  |
| 43 to 46     AN4 to AN7     E     Inputs for the A/D Converter       47     P56     D     General purpose IO       48     P57     D     TiN input for the 16-bit Reload Timer 0       48     TOTO     D     General purpose IO       48     P57     D     TOT output for the 16-bit Reload Timer 0       54 to 57     P70 to P73     General purpose IO       PWM1P0     PWM1P0     F     General purpose IO       54 to 57     P74 to P77     General purpose IO       PVM2P0     PWM1P1     F     Output for Stepper Motor Controller channel 0       PVM2P1     PWM2P1     F     Output for Stepper Motor Controller channel 1       PVM2P2     PWM1P2     F     Output for Stepper Motor Controller channel 1       PVM2P3     PVM1P2     F     Output for Stepper Motor Controller channel 1       PVM2P2     PVM1P2     F     Output for Stepper Motor Controller channel 1       PVM2P3     PVM2P3     F     Output for Stepper Motor Controller channel 2       PVM2P3     PVM1P3     F     Output for Stepper Motor Controller channel 3       PVM2P3     PVM1P3     F     Output for Stepper Motor Controller channel 3       PVM2P3     PVM1P3     F     Output for Stepper Motor Controller channel 3       PVM2P3     PVM2P3 <t< td=""><td>30 10 4 1</td><td>AN0 to AN3</td><td>L</td><td>Inputs for the A/D Converter</td></t<>   | 30 10 4 1 | AN0 to AN3             | L                  | Inputs for the A/D Converter                        |  |  |
| AN4 to AN7     Inputs for the AD Converter       47     P56     D     General purpose IO       48     P57     D     General purpose IO       48     TOT0     TO to the 16-bit Reload Timer 0       74     P70 to P73     General purpose IO       75     PVW1P0     F       90 to 77     F     General purpose IO       74     PVW1P0     F       91 to 77     General purpose IO       92 to 62     PVW1P0     F       92 to 62     PVW1P1     F       92 to 62     PVW1P1     F       94 to 67     PVW1P1       PVW1P2     F       94 to 67     PVW1P2       PVW1P2     F       94 to 67     PVW1P2       PVW1P2     F       94 to 67     PVW1P3       PVW1P2     F       94 to 67     PVW1P3       PVW1P3     F       69 to 72     PVW1P3       PVW1P3     F       94 to 787     General purpose IO       PVW1P3     F       PVW1P3     F       PVW1P3     F       PVW1P3     F       PVW1P3     PVW1P3       PVW1P3     F       PVW1P3     PVW1P3       PVW1P   | 13 to 16  | P64 to P67             | Е                  | General purpose IO                                  |  |  |
| 47     TIN0     D     TIN input for the 16-bit Reload Timer 0       48     P57     General purpose IO     TOT output for the 16-bit Reload Timer 0       48     TOT0     D     General purpose IO       54 to 57     PWM1P0<br>PWM2P0<br>PWM2M0     F     General purpose IO       59 to 62     PVM1P1<br>PWM2M1     F     General purpose IO       59 to 62     PVM1P1<br>PWM2M0     F     General purpose IO       59 to 62     PWM1P1<br>PWM2M1     F     General purpose IO       64 to 67     PWM1P2<br>PWM2M2     F     General purpose IO       64 to 67     PWM1P2<br>PWM2M2     F     General purpose IO       69 to 72     PWM1P3<br>PWM2M2     F     General purpose IO       69 to 72     PWM1P3<br>PWM2M3     F     General purpose IO       74     P90<br>TX     P     General purpose IO       75     P91     D     General purpose IO   | 43 10 40  | AN4 to AN7             | L                  | Inputs for the A/D Converter                        |  |  |
| TIN0TIN input for the 16-bit Reload Timer 048P57<br>TOT0DGeneral purpose 10<br>TOT output for the 16-bit Reload Timer 048P70 to P73<br>PWM1P0<br>PWW2P0<br>PWW2P0FGeneral purpose 10<br>Output for Stepper Motor Controller channel 054 to 57P74 to P77<br>PWM2P0<br>PWM2P0<br>PWM2P0General purpose 10<br>Output for Stepper Motor Controller channel 059 to 62PPW1P1<br>PWM2P1<br>PWM2P1<br>PWM2P1<br>PWM2P1General purpose 10<br>Output for Stepper Motor Controller channel 164 to 67PWM1P2<br>PWM2P2<br>PWM2P2<br>PWM2P2<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3General purpose 10<br>Output for Stepper Motor Controller channel 269 to 72P80 to P83<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3General purpose 10<br>Output for Stepper Motor Controller channel 374P90<br>TXP0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0<br>PM0 <br< td=""><td>47</td><td>P56</td><td>D</td><td>General purpose IO</td></br<> | 47        | P56                    | D                  | General purpose IO                                  |  |  |
| 48TOTODTOT output for the 16-bit Reload Timer 054 to 57P70 to P73<br>PWM1P0<br>PWM2P0<br>PWM2P0General purpose IO54 to 57PWM1P0<br>PWM2P0<br>PWM2P0FOutput for Stepper Motor Controller channel 059 to 62P74 to P77<br>PWM2P1<br>PWM2P1<br>PWM2P1<br>PWM2P1General purpose IO59 to 62PWM1P1<br>PWM2P1<br>PWM2P1<br>PWM2P1FGeneral purpose IO64 to 67PWM1P2<br>PWM2P2<br>PWM2P2<br>PWM2P2<br>PWM2P2<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3FGeneral purpose IO69 to 72P84 to P87<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3FGeneral purpose IO74P90<br>TXDGeneral purpose IO75P91DGeneral purpose IO  | 47        | TIN0                   | d                  | TIN input for the 16-bit Reload Timer 0             |  |  |
| TOT0TOT output for the 16-bit Reload Timer 0TOT output for the 16-bit Reload Timer 0P70 to P73PWM1P0<br>PWM2P0<br>PWM2P0FGeneral purpose IOPWM1P0<br>PWM2P0<br>PWM2M0FGeneral purpose IO59 to 62PVM1P1<br>PWM2P1<br>PWM2P1<br>PWM2P1FGeneral purpose IO59 to 62PWM1P2<br>PWM2P1<br>PWM2P1FGeneral purpose IO64 to 67P80 to P83<br>PWM2P2<br>PWM2P2<br>PWM2P2FGeneral purpose IO64 to 67PWM1P2<br>PWM2P2<br>PWM2P2<br>PWM2P3<br>PWM2P3FGeneral purpose IO69 to 72P84 to P87<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3FGeneral purpose IO69 to 72P84 to P87<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br><td>48</td> <td>P57</td> <td>D</td> <td>General purpose IO</td>  | 48        | P57                    | D                  | General purpose IO                                  |  |  |
| 54 to 57     PWM1P0<br>PWM2P0<br>PWM2P0<br>PWM2P0<br>PWM2P0     F     Output for Stepper Motor Controller channel 0       59 to 62     P74 to P77<br>PWM1P1<br>PWM2P1<br>PWM2P1<br>PWM2P1     F     General purpose IO       64 to 67     P80 to P83<br>PWM1P2<br>PWM2P2<br>PWM2M2     F     General purpose IO       64 to 67     PWM1P2<br>PWM2P2<br>PWM2M2     F     General purpose IO       69 to 72     P84 to P87<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2P3     General purpose IO       74     P90<br>TX     D     General purpose IO       74     P91     D     General purpose IO       75     P91     D     General purpose IO   | 40        | TOT0                   | d                  | TOT output for the 16-bit Reload Timer 0            |  |  |
| 54 to 57PWM1100<br>PWM2P0<br>PWM2M0FOutput for Stepper Motor Controller channel 059 to 62P74 to P77<br>PWM1P1<br>PWM2P1<br>PWM2P1<br>PWM2M1FGeneral purpose IO<br>Output for Stepper Motor Controller channel 164 to 67P80 to P83<br>PWM1P2<br>PWM2P2<br>PWM2M2FGeneral purpose IO<br>Output for Stepper Motor Controller channel 264 to 67P80 to P83<br>PWM1P2<br>PWM2P2<br>PWM2M2FGeneral purpose IO<br>Output for Stepper Motor Controller channel 264 to 67P84 to P87<br>PWM2P2<br>PWM2M2FGeneral purpose IO<br>Output for Stepper Motor Controller channel 269 to 72P84 to P87<br>PWM2P3<br>PWM2P3<br>PWM2P3FGeneral purpose IO<br>Output for Stepper Motor Controller channel 374P90<br>TXDGeneral purpose IO<br>TX output for CAN Interface<br>General purpose IO75P91<br>P91DGeneral purpose IO<br>TX output for CAN Interface  |           | P70 to P73             |                    | General purpose IO                                  |  |  |
| 59 to 62       PWM1P1<br>PWM2P1<br>PWM2P1<br>PWM2M1       F       Output for Stepper Motor Controller channel 1         64 to 67       P80 to P83<br>PWM1P2<br>PWM2P2<br>PWM2P2<br>PWM2P2<br>PWM2M2       F       General purpose IO         69 to 72       P84 to P87<br>PWM1M3<br>PWM2P3<br>PWM2P3<br>PWM2P3<br>PWM2M3       F       General purpose IO         69 to 72       PWM1P3<br>PWM2P3<br>PWM2M3       F       General purpose IO         74       P90<br>TX       D       General purpose IO         74       P90<br>P91       P91       General purpose IO   | 54 to 57  | PWM1M0<br>PWM2P0       | F                  | Output for Stepper Motor Controller channel 0       |  |  |
| 59 to 62       PWM1M1<br>PWM2P1<br>PWM2M1       F       Output for Stepper Motor Controller channel 1         64 to 67       P80 to P83<br>PWM1P2<br>PWM1M2<br>PWM2P2<br>PWM2M2       F       General purpose IO         64 to 67       P84 to P87<br>PWM2M2       F       General purpose IO         69 to 72       P84 to P87<br>PWM1M3<br>PWM2P3<br>PWM2M3       F       General purpose IO         74       P90<br>TX       D       General purpose IO         75       P91       D       General purpose IO  |           | P74 to P77             |                    | General purpose IO                                  |  |  |
| 64 to 67PWM1P2<br>PWM1M2<br>PWM2P2<br>PWM2M2FOutput for Stepper Motor Controller channel 269 to 72P84 to P87<br>PWM1M3<br>PWM1M3<br>PWM2P3<br>PWM2M3FGeneral purpose IO74P90<br>TXDOutput for Stepper Motor Controller channel 375P91DGeneral purpose IO<br>TX output for CAN Interface   | 59 to 62  | PWM1M1<br>PWM2P1       | F                  | Output for Stepper Motor Controller channel 1       |  |  |
| 64 to 67PWM1M2<br>PWM2P2<br>PWM2M2FOutput for Stepper Motor Controller channel 269 to 72P84 to P87<br>PWM1M3<br>PWM2P3<br>PWM2M3General purpose IO74P90<br>TXDGeneral purpose IO74P90<br>TXDGeneral purpose IO75P91DGeneral purpose IO75P91DGeneral purpose IO  |           | P80 to P83             |                    | General purpose IO                                  |  |  |
| 69 to 72       PWM1P3<br>PWM1M3<br>PWM2P3<br>PWM2M3       F       Output for Stepper Motor Controller channel 3         74       P90       D       General purpose IO         74       TX       D       TX output for CAN Interface         75       P91       D       General purpose IO   | 64 to 67  | PWM1M2<br>PWM2P2       | F                  | Output for Stepper Motor Controller channel 2       |  |  |
| 69 to 72     PWM1M3<br>PWM2P3<br>PWM2M3     F     Output for Stepper Motor Controller channel 3       74     P90     D     General purpose IO       74     TX     D     TX output for CAN Interface       75     P91     D     General purpose IO   |           | P84 to P87             |                    | General purpose IO                                  |  |  |
| 74     D     TX       TX     TX output for CAN Interface       75     P91       D     General purpose IO  | 69 to 72  | PWM1M3<br>PWM2P3       | F                  | Output for Stepper Motor Controller channel 3       |  |  |
| TX TX output for CAN Interface<br>75 D TX Output for CAN Interface<br>General purpose IO  | 74        | P90                    | 5                  | General purpose IO                                  |  |  |
| 75 D D  | 74        | ТХ                     | U                  | TX output for CAN Interface                         |  |  |
| RX RX RX Input for CAN Interface  | 75        | P91 General purpose IO | General purpose IO |   |  |  |
|   | /5        | RX                     | U                  | RX input for CAN Interface                          |  |  |



| Pin no.    | Pin name     | Circuit type | Function   |  |
|------------|--------------|--------------|--|--|
| 76         | P92          | D            | General purpose IO   |  |
| 70         | INT0         |              | External interrupt input for INT0  |  |
| 78 to 80   | P93 to P95   | D            | General purpose IO   |  |
| 10 10 00   | INT1 to INT3 |              | External interrupt input for INT1 to INT3  |  |
| 58, 68     | DVcc         | _            | Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)   |  |
| 53, 63, 73 | DVss         | _            | Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)   |  |
| 34         | AVcc         | Power supply | Dedicated power supply pin for the A/D Converter   |  |
| 37         | AVss         | Power supply | Dedicated ground pin for the A/D Converter   |  |
| 35         | AVRH         | Power supply | Upper reference voltage input for the A/D Converter  |  |
| 36         | AVRL         | Power supply | Lower reference voltage input for the A/D Converter  |  |
| 49, 50     | MD0<br>MD1   | С            | Operating mode selection input pins. These pins should be connected to $V_{\mbox{\scriptsize CC}}$ or $V_{\mbox{\scriptsize SS}}.$ |  |
| 51         | MD2          | Н            | Operating mode selection input pin. This pin should be connected to $V_{\mbox{\scriptsize CC}}$ or $V_{\mbox{\scriptsize SS}}.$    |  |
| 27         | С            | _            | External capacitor pin. A capacitor of $0.1 \mu F$ should be connected to this pin and Vss.  |  |
| 23, 84     | Vcc          | Power supply | Power supply pins (5.0 V).   |  |
| 11, 42, 81 | Vss          | Power supply | Ground pins (0.0 V).   |  |

# 4. I/O Circuit Type





| Circuit Type | Circuit   | Remarks  |
|--------------|---|--|
| D            | Vcc<br>P-ch<br>N-ch<br>,,,,<br>R<br>M-Ch<br>HYS | <ul> <li>CMOS output</li> <li>CMOS Hysteresis input</li> </ul>                       |
| E            | Vcc<br>P-ch<br>N-ch<br>Analog input             | <ul> <li>CMOS output</li> <li>CMOS Hysteresis input</li> <li>Analog input</li> </ul> |



| Circuit Type | Circuit                     | Remarks   |
|--------------|-----------------------------|---|
|              |                             | CMOS high current output  |
| F            | Vcc<br>P-ch<br>High current | CMOS Hysteresis input   |
|              |                             | ■ CMOS output   |
|              | Vcc                         | ■ CMOS Hysteresis input   |
| G            | R<br>HYS<br>R<br>TOTTL      | ■ TTL input<br>(MB90F598G, only in Flash mode)                                |
| Н            | R HYS                       | ■ Hysteresis input<br>Pull-down Resistor: 50 kΩ approx.<br>(except MB90F598G) |



# 5. Handling Devices

#### (1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


#### (2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k $\Omega$  resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

#### (3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




#### (4) Power supply pins (Vcc/Vss)

In products with multiple  $V_{cc}$  or  $V_{ss}$  pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect  $V_{cc}$  and  $V_{ss}$  pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1  $\mu$ F between V<sub>cc</sub> and V<sub>ss</sub> pins near the device.





#### (5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

#### (6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

#### (7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### (8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

#### (9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

#### (10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at


50 µs or more (0.2 V to 2.7 V).

#### (11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)


During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

■ If RST pin is "H", the outputs become indeterminate.

If  $\overline{RST}$  pin is "L", the outputs become high-impedance.







#### (12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

#### (13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00<sub>H</sub>", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

#### (14) Using REALOS


The use of El<sup>2</sup>OS is not possible with the REALOS real time operating system.

#### (15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.



# 6. Block Diagram






# 7. Memory Space

The memory space of the MB90595G Series is shown below

### Figure 1. Memory space map



Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.



# 8. I/O Map

| Address         | Register                            | Abbreviation | Access | Peripheral  | Initial value       |
|-----------------|-------------------------------------|--------------|--------|-------------|---------------------|
| 00н             | Port 0 Data Register                | PDR0         | R/W    | Port 0      | XXXXXXXXB           |
| 01н             | Port 1 Data Register                | PDR1         | R/W    | Port 1      | XXXXXXXXB           |
| 02н             | Port 2 Data Register                | PDR2         | R/W    | Port 2      | XXXXXXXXB           |
| 03н             | Port 3 Data Register                | PDR3         | R/W    | Port 3      | XXXXXXXXB           |
| 04н             | Port 4 Data Register                | PDR4         | R/W    | Port 4      | XXXXXXXXB           |
| 05н             | Port 5 Data Register                | PDR5         | R/W    | Port 5      | XXXXXXXXB           |
| 06н             | Port 6 Data Register                | PDR6         | R/W    | Port 6      | XXXXXXXXB           |
| 07н             | Port 7 Data Register                | PDR7         | R/W    | Port 7      | XXXXXXXXB           |
| 08н             | Port 8 Data Register                | PDR8         | R/W    | Port 8      | XXXXXXXXB           |
| 09н             | Port 9 Data Register                | PDR9         | R/W    | Port 9      | XXXXXXB             |
| 0Ан to 0Fн      |                                     | Reserv       | ed     |             |                     |
| 10н             | Port 0 Direction Register           | DDR0         | R/W    | Port 0      | 00000000            |
| 11н             | Port 1 Direction Register           | DDR1         | R/W    | Port 1      | 00000000            |
| 12н             | Port 2 Direction Register           | DDR2         | R/W    | Port 2      | 00000000            |
| 13н             | Port 3 Direction Register           | DDR3         | R/W    | Port 3      | 00000000            |
| 14н             | Port 4 Direction Register           | DDR4         | R/W    | Port 4      | 00000000            |
| 15н             | Port 5 Direction Register           | DDR5         | R/W    | Port 5      | 00000000            |
| 16н             | Port 6 Direction Register           | DDR6         | R/W    | Port 6      | 00000000            |
| 17н             | Port 7 Direction Register           | DDR7         | R/W    | Port 7      | 00000000            |
| 18 <sub>H</sub> | Port 8 Direction Register           | DDR8         | R/W    | Port 8      | 00000000            |
| 19н             | Port 9 Direction Register           | DDR9         | R/W    | Port 9      | 000000 <sub>B</sub> |
| 1Ан             |                                     | Reserv       | ed     |             | ·                   |
| <b>1</b> Вн     | Analog Input Enable Register        | ADER         | R/W    | Port 6, A/D | 11111111            |
| 1CH to 1FH      |                                     | Reserv       | ed     |             |                     |
| 20н             | Serial Mode Control Register 0      | UMC0         | R/W    |             | 00000100в           |
| 21н             | Serial status Register 0            | USR0         | R/W    |             | 0001000в            |
| 22н             | Serial Input/Output Data Register 0 | UIDR0/UODR0  | R/W    | UART0       | XXXXXXXXB           |
| 23н             | Rate and Data Register 0            | URD0         | R/W    |             | 0 0 0 0 0 0 0 XB    |
| 24н             | Serial Mode Register 1              | SMR1         | R/W    |             | 00000000            |
| 25н             | Serial Control Register 1           | SCR1         | R/W    |             | 00000100в           |
| 26н             | Serial Input/Output Data Register 1 | SIDR1/SODR1  | R/W    | UART1       | XXXXXXXXB           |
| 27н             | Serial Status Register 1            | SSR1         | R/W    |             | 00001_00в           |
| 28н             | UART1 Prescaler Control Register    | U1CDCR       | R/W    |             | 01111в              |



| Address         | Register                                  | Abbreviation | Access | Peripheral                                    | Initial value                  |
|-----------------|---|--------------|--------|---|--------------------------------|
| 29н to 2Ан      |   | Reserved     |        |   |                                |
| 2Вн             | Serial IO Prescaler                       | SCDCR        | R/W    |   | 01111в                         |
| 2Сн             | Serial Mode Control Register (low-order)  | SMCS         | R/W    |   | 0000 <sub>B</sub>              |
| 2Dн             | Serial Mode Control Register (high-order) | SMCS         | R/W    | Serial IO                                     | 0000010в                       |
| <b>2</b> Ен     | Serial Data Register                      | SDR          | R/W    |   | XXXXXXXXB                      |
| 2Fн             | Edge Selector                             | SES          | R/W    |   | 0в                             |
| 30н             | External Interrupt Enable Register        | ENIR         | R/W    |   | 0 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 31н             | External Interrupt Request Register       | EIRR         | R/W    |   | XXXXXXXXB                      |
| 32н             | External Interrupt Level Register         | ELVR         | R/W    | External Interrupt                            | 0 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 33н             | External Interrupt Level Register         | ELVR         | R/W    |   | 0 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 34н             | A/D Control Status Register 0             | ADCS0        | R/W    |   | 0 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 35н             | A/D Control Status Register 1             | ADCS1        | R/W    | A/D Converter                                 | 0 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 36н             | A/D Data Register 0                       | ADCR0        | R      | A/D Converter                                 | XXXXXXXXB                      |
| 37н             | A/D Data Register 1                       | ADCR1        | R/W    |   | 00001_XX <sub>B</sub>          |
| 38н             | PPG0 Operation Mode Control Register      | PPGC0        | R/W    | 16-bit Programmable<br>Pulse<br>Generator 0/1 | 0_0001в                        |
| 39н             | PPG1 Operation Mode Control Register      | PPGC1        | R/W    |   | 0_00001в                       |
| ЗАн             | PPG0, 1 Output Pin Control Register       | PPG01        | R/W    |   | 000000_в                       |
| 3Вн             |   | Reserved     |        |   |                                |
| 3Сн             | PPG2 Operation Mode Control Register      | PPGC2        | R/W    | 16-bit Programmable                           | 0_0001в                        |
| 3Dн             | PPG3 Operation Mode Control Register      | PPGC3        | R/W    | Pulse   | 0_00001в                       |
| 3Ен             | PPG2, 3 Output Pin Control Register       | PPG23        | R/W    | Generator 2/3                                 | 00000в                         |
| 3Fн             |   | Reserved     |        |   |                                |
| <b>40</b> H     | PPG4 Operation Mode Control Register      | PPGC4        | R/W    | 16-bit Programmable                           | 0_0001в                        |
| 41н             | PPG5 Operation Mode Control Register      | PPGC5        | R/W    | Pulse   | 0_00001в                       |
| 42н             | PPG4, 5 Output Pin Control Register       | PPG45        | R/W    | Generator 4/5                                 | 000000в                        |
| <b>43</b> H     |   | Reserved     |        |   |                                |
| 44 <sub>H</sub> | PPG6 Operation Mode Control Register      | PPGC6        | R/W    | 16 hit Drogrammable                           | 0_0001в                        |
| <b>45</b> н     | PPG7 Operation Mode Control Register      | PPGC7        | R/W    | 16-bit Programmable<br>Pulse                  | 0_00001 <sub>B</sub>           |
| <b>46</b> H     | PPG6, 7 Output Pin Control Register       | PPG67        | R/W    | Generator 6/7                                 | 000000в                        |
| 47н             |   | Reserved     |        |   |                                |
| <b>48</b> H     | PPG8 Operation Mode Control Register      | PPGC8        | R/W    | 16 bit Programmable                           | 0_0001 <sub>B</sub>            |
| 49 <sub>H</sub> | PPG9 Operation Mode Control Register      | PPGC9        | R/W    | 16-bit Programmable<br>Pulse                  | 0_00001 <sub>B</sub>           |
| 4AH             | PPG8, 9 Output Pin Control Register       | PPG89        | R/W    | Generator 8/9                                 | <br>000000в                    |
| <b>4</b> Вн     | · •                                       | Reserved     |        | <u> </u>                                      |                                |



| Address      | Register                                  | Abbreviation | Access | Peripheral                     | Initial value                           |
|--------------|---|--------------|--------|--------------------------------|---|
| 4Сн          | PPGA Operation Mode Control Register      | PPGCA        | R/W    | 16-bit                         | 0_000_1                                 |
| 4DH          | PPGB Operation Mode Control Register      | PPGCB        | R/W    | Programmable Pulse             | 0_00001в                                |
| <b>4</b> Ен  | PPGA, B Output Pin Control Register       | PPGAB        | R/W    | Generator A/B                  | 00000в                                  |
| 4 <b>F</b> Η |   | Reserved     | I      |                                |   |
| 50н          | Timer Control Status Register 0           | TMCSR0       | R/W    |                                | $0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$ |
| 51н          | Timer Control Status Register 0           | TMCSR0       | R/W    | 16-bit                         | 0000 <sub>B</sub>                       |
| 52н          | Timer 0/Reload Register 0                 | TMR0/TMRLR0  | R/W    | Reload Timer 0                 | XXXXXXXXB                               |
| 53н          | Timer 0/Reload Register 0                 | TMR0/TMRLR0  | R/W    |                                | XXXXXXXXAB                              |
| <b>54</b> H  | Timer Control Status Register 1           | TMCSR1       | R/W    |                                | $0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$ |
| 55H          | Timer Control Status Register 1           | TMCSR1       | R/W    | 16-bit                         | 0000 <sub>B</sub>                       |
| <b>56</b> H  | Timer Register 1/Reload Register 1        | TMR1/TMRLR1  | R/W    | Reload Timer 1                 | XXXXXXXXAB                              |
| 57н          | Timer Register 1/Reload Register 1        | TMR1/TMRLR1  | R/W    |                                | XXXXXXXXAB                              |
| <b>58</b> H  | Output Compare Control Status Register 0  | OCS0         | R/W    | Output<br>Compare 0/1          | $0\ 0\ 0\ 0\ 0\ \_\ 0\ 0_{\rm B}$       |
| <b>59</b> H  | Output Compare Control Status Register 1  | OCS1         | R/W    |                                | 00000 <sub>B</sub>                      |
| 5 <b>A</b> H | Output Compare Control Status Register 2  | OCS2         | R/W    | Output<br>Compare 2/3          | 0000_00 <sub>B</sub>                    |
| <b>5В</b> н  | Output Compare Control Status Register 3  | OCS3         | R/W    |                                | 00000 <sub>B</sub>                      |
| 5Cн          | Input Capture Control Status Register 0/1 | ICS01        | R/W    | Input Capture 0/1              | $0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$ |
| 5Dн          | Input Capture Control Status Register 2/3 | ICS23        | R/W    | Input Capture 2/3              | 000000000 <sub>B</sub>                  |
| 5EH          | PWM Control Register 0                    | PWC0         | R/W    | Stepping Motor<br>Controller 0 | 0 0 0 0 0 0 <sub>B</sub>                |
| 5 <b>F</b> н |   | Reserved     |        |                                |   |
| 60н          | PWM Control Register 1                    | PWC1         | R/W    | Stepping Motor<br>Controller 1 | 0 0 0 0 0 <u>0</u> <sub>B</sub>         |
| 61н          |   | Reserved     |        |                                |   |
| 62н          | PWM Control Register 2                    | PWC2         | R/W    | Stepping Motor<br>Controller 2 | 0 0 0 0 0 <u>0</u> <sub>B</sub>         |
| 63н          |   | Reserved     |        | •                              |   |
| 64н          | PWM Control Register 3                    | PWC3         | R/W    | Stepping Motor<br>Controller 3 | 0 0 0 0 0 <u>0</u> <sub>B</sub>         |
| 65н          |   | Reserved     |        |                                | -                                       |
| 66н          | Timer Data Register (low-order)           | TCDT         | R/W    |                                | $0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$ |
| 67н          | Timer Data Register (high-order)          | TCDT         | R/W    | 16-bit Free-run Timer          | $0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$ |
| 68н          | Timer Control Status Register             | TCCS         | R/W    |                                | $0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$ |
| 69н to 6Ен   |   | Reserved     |        |                                |   |



| Address         | Register  | Abbreviation         | Access    | Peripheral                          | Initial value                  |
|-----------------|---|----------------------|-----------|-------------------------------------|--------------------------------|
| 6Fн             | ROM Mirror Function Selection Register  | ROMM                 | R/W       | ROM Mirror                          | 1в                             |
| 70н             | PWM1 Compare Register 0   | PWC10                | R/W       |                                     | XXXXXXXXXB                     |
| 71н             | PWM2 Compare Register 0   | PWC20                | R/W       | Stepping Motor                      | XXXXXXXXXB                     |
| 72н             | PWM1 Select Register 0  | PWS10                | R/W       | Controller 0                        | 000000                         |
| 73н             | PWM2 Select Register 0  | PWS20                | R/W       |                                     | _ 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 74 <sub>H</sub> | PWM1 Compare Register 1   | PWC11                | R/W       |                                     | XXXXXXXXXB                     |
| 75н             | PWM2 Compare Register 1   | PWC21                | R/W       | Stepping Motor                      | XXXXXXXX                       |
| 76н             | PWM1 Select Register 1  | PWS11                | R/W       | Controller 1                        | 000000                         |
| 77н             | PWM2 Select Register 1  | PWS21                | R/W       |                                     | _ 0 0 0 0 0 0 0 0 <sub>B</sub> |
| <b>78</b> H     | PWM1 Compare Register 2   | PWC12                | R/W       |                                     | XXXXXXXXAB                     |
| 79н             | PWM2 Compare Register 2   | PWC22                | R/W       | Stepping Motor                      | XXXXXXXXXB                     |
| 7Ан             | PWM1 Select Register 2  | PWS12                | R/W       | Controller 2                        | 000000 <sub>B</sub>            |
| 7Вн             | PWM2 Select Register 2  | PWS22                | R/W       |                                     | _ 0 0 0 0 0 0 0 <sub>B</sub>   |
| 7Сн             | PWM1 Compare Register 3   | PWC13                | R/W       |                                     | XXXXXXXX                       |
| 7Dн             | PWM2 Compare Register 3   | PWC23                | R/W       | Stepping Motor<br>Controller 3      | XXXXXXXXAB                     |
| 7Ен             | PWM1 Select Register 3  | PWS13                | R/W       |                                     | 000000                         |
| 7Fн             | PWM2 Select Register 3  | PWS23                | R/W       |                                     | _ 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 80н to 8Fн      | CAN Controll  | er. Refer to section | about CAN | Controller                          |                                |
| 90н to 9Dн      |   | Reserved             |           |                                     |                                |
| 9Eн             | Program Address Detection Control Status<br>Register                            | PACSR                | R/W       | Address Match<br>Detection Function | 0 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 9 <b>F</b> н    | Delayed Interrupt/Request Register  | DIRR                 | R/W       | Delayed Interrupt                   | 0                              |
| А0н             | Low-Power Mode Control Register   | LPMCR                | R/W       | Low Power<br>Controller             | 00011000в                      |
| А1н             | Clock Selection Register  | CKSCR                | R/W       | Low Power<br>Controller             | 1111100 <sub>B</sub>           |
| A2H to A7H      |   | Reserved             |           |                                     |                                |
| А8н             | Watchdog Timer Control Register   | WDTC                 | R/W       | Watchdog Timer                      | ХХХХХ 1 1 1в                   |
| А9н             | Time Base Timer Control Register  | ТВТС                 | R/W       | Time Base Timer                     | 1_00100 <sub>B</sub>           |
| AAH to ADH      |   | Reserved             |           |                                     |                                |
| AEн             | Flash Memory Control Status Register<br>(MB90F598G only.<br>Otherwise reserved) | FMCS                 | R/W       | Flash Memory                        | 0 0 0 X 0 0 0 <sub>B</sub>     |
| AFн             |   | Reserved             |           |                                     |                                |



| Address                            | Register                      | Abbreviation | Access | Peripheral             | Initial value |
|------------------------------------|-------------------------------|--------------|--------|------------------------|---------------|
| В0н                                | Interrupt Control Register 00 | ICR00        | R/W    |                        | 00000111в     |
| В1н                                | Interrupt Control Register 01 | ICR01        | R/W    |                        | 00000111в     |
| В2н                                | Interrupt Control Register 02 | ICR02        | R/W    | Interrupt controller   | 00000111      |
| В3н                                | Interrupt Control Register 03 | ICR03        | R/W    |                        | 00000111      |
| В4н                                | Interrupt Control Register 04 | ICR04        | R/W    |                        | 00000111      |
| В5н                                | Interrupt Control Register 05 | ICR05        | R/W    |                        | 00000111      |
| В6н                                | Interrupt Control Register 06 | ICR06        | R/W    |                        | 00000111      |
| В7н                                | Interrupt Control Register 07 | ICR07        | R/W    |                        | 0000111       |
| В8н                                | Interrupt Control Register 08 | ICR08        | R/W    |                        | 00000111      |
| В9н                                | Interrupt Control Register 09 | ICR09        | R/W    |                        | 0000111       |
| ВАн                                | Interrupt Control Register 10 | ICR10        | R/W    | Interrupt controller   | 0000111       |
| ВВн                                | Interrupt Control Register 11 | ICR11        | R/W    |                        | 0000111       |
| ВСн                                | Interrupt Control Register 12 | ICR12        | R/W    |                        | 0000111       |
| BDн                                | Interrupt Control Register 13 | ICR13        | R/W    |                        | 0000111       |
| ВЕн                                | Interrupt Control Register 14 | ICR14        | R/W    | -                      | 0000111       |
| BFн                                | Interrupt Control Register 15 | ICR15        | R/W    |                        | 0000111       |
| CO <sub>H</sub> to FF <sub>H</sub> |                               | Rese         | rved   |                        |               |
| 1900н                              | Reload Register L             | PRLL0        | R/W    |                        | XXXXXXXXB     |
| <b>1901</b> н                      | Reload Register H             | PRLH0        | R/W    | 16-bit Programmable    | XXXXXXXXAB    |
| <b>1902</b> н                      | Reload Register L             | PRLL1        | R/W    | Pulse<br>Generator 0/1 | XXXXXXXXAB    |
| 1903н                              | Reload Register H             | PRLH1        | R/W    |                        | XXXXXXXXAB    |
| <b>1904</b> н                      | Reload Register L             | PRLL2        | R/W    |                        | XXXXXXXXAB    |
| <b>1905</b> н                      | Reload Register H             | PRLH2        | R/W    | 16-bit Programmable    | XXXXXXXXAB    |
| 1906н                              | Reload Register L             | PRLL3        | R/W    | Pulse<br>Generator 2/3 | XXXXXXXXAB    |
| <b>1907</b> н                      | Reload Register H             | PRLH3        | R/W    |                        | XXXXXXXXAB    |
| <b>1908</b> н                      | Reload Register L             | PRLL4        | R/W    |                        | XXXXXXXXAB    |
| <b>1909</b> н                      | Reload Register H             | PRLH4        | R/W    | 16-bit Programmable    | XXXXXXXXB     |
| <b>190А</b> н                      | Reload Register L             | PRLL5        | R/W    | Pulse<br>Generator 4/5 | XXXXXXXXAB    |
| <b>190В</b> н                      | Reload Register H             | PRLH5        | R/W    |                        | XXXXXXXXAB    |
| 190Cн                              | Reload Register L             | PRLL6        | R/W    |                        | XXXXXXXXB     |
| 190Dн                              | Reload Register H             | PRLH6        | R/W    | 16-bit Programmable    | XXXXXXXXB     |
| <b>190Е</b> н                      | Reload Register L             | PRLL7        | R/W    | Pulse<br>Generator 6/7 | XXXXXXXXB     |
| 190Fн                              | Reload Register H             | PRLH7        | R/W    |                        | XXXXXXXXB     |



| Address           | Register                                  | Abbreviation | Access | Peripheral                | Initial value         |
|-------------------|---|--------------|--------|---------------------------|-----------------------|
| 1910н             | Reload Register L                         | PRLL8        | R/W    |                           | XXXXXXXX              |
| 1911н             | Reload Register H                         | PRLH8        | R/W    | 16-bit Programmable Pulse | XXXXXXXX              |
| 1912н             | Reload Register L                         | PRLL9        | R/W    | Generator 8/9             | XXXXXXXXB             |
| 1913н             | Reload Register H                         | PRLH9        | R/W    |                           | XXXXXXXX              |
| 1914н             | Reload Register L                         | PRLLA        | R/W    | 16-bit Programmable Pulse | XXXXXXXX              |
| 1915 <sub>н</sub> | Reload Register H                         | PRLHA        | R/W    | Generator A/B             | XXXXXXXX              |
| 1916н             | Reload Register L                         | PRLLB        | R/W    | 16-bit Programmable Pulse | XXXXXXXX              |
| <b>1917</b> н     | Reload Register H                         | PRLHB        | R/W    | Generator A/B             | XXXXXXXX              |
| 1918н to 191Fн    |   | Re           | served | · · ·                     |                       |
| 1920н             | Input Capture Register 0<br>(low-order)   | IPCP0        | R      |                           | XXXXXXXXB             |
| 1921н             | Input Capture Register 0<br>(high-order)  | IPCP0        | R      |                           | XXXXXXXXB             |
| 1922н             | Input Capture Register 1<br>(low-order)   | IPCP1        | R      | Input Capture 0/1         | XXXXXXXX <sub>B</sub> |
| 1923н             | Input Capture Register 1<br>(high-order)  | IPCP1        | R      |                           | XXXXXXXXB             |
| <b>1924</b> н     | Input Capture Register 2<br>(low-order)   | IPCP2        | R      |                           | XXXXXXXX <sub>B</sub> |
| 1925н             | Input Capture Register 2<br>(high-order)  | IPCP2        | R      |                           | XXXXXXXX <sub>B</sub> |
| 1926н             | Input Capture Register 3<br>(low-order)   | IPCP3        | R      | Input Capture 2/3         | XXXXXXXX <sub>B</sub> |
| <b>1927</b> н     | Input Capture Register 3<br>(high-order)  | IPCP3        | R      |                           | XXXXXXXX <sub>B</sub> |
| 1928н             | Output Compare Register 0<br>(low-order)  | OCCP0        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| <b>1</b> 929н     | Output Compare Register 0<br>(high-order) | OCCP0        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| <b>192А</b> н     | Output Compare Register 1<br>(low-order)  | OCCP1        | R/W    | - Output Compare 0/1 -    | XXXXXXXX <sub>B</sub> |
| <b>192В</b> н     | Output Compare Register 1<br>(high-order) | OCCP1        | R/W    |                           | XXXXXXXXB             |



| Address                            | Register   | Abbreviation         | Access       | Peripheral         | Initial value |
|------------------------------------|--|----------------------|--------------|--------------------|---------------|
| 192Cн                              | Output Compare Register 2<br>(low-order)               | OCCP2                | R/W          |                    | XXXXXXXX      |
| 192Dн                              | Output Compare Register 2<br>(high-order)              | OCCP2                | R/W          | Output Compare 2/2 | XXXXXXXX      |
| <b>192</b> Ен                      | Output Compare Register 3<br>(low-order)               | OCCP3                | R/W          | Output Compare 2/3 | XXXXXXXX      |
| <b>192</b> Fн                      | Output Compare Register 3<br>(high-order)              | OCCP3                | R/W          |                    | XXXXXXXX      |
| 1930н to 19FFн                     |  | Re                   | served       |                    |               |
| 1A00 $_{\rm H}$ to 1AFF $_{\rm H}$ | CAN  | Controller. Refer to | section abou | ut CAN Controller  |               |
| 1B00н to 1BFFн                     | CAN  | Controller. Refer to | section abou | ut CAN Controller  |               |
| 1C00н to 1EFFн                     |  | Re                   | served       |                    |               |
| 1FF0н                              | Program Address Detection Register<br>0 (low-order)    |                      |              |                    | XXXXXXXX      |
| 1FF1н                              | Program Address Detection Register<br>0 (middle-order) | PADR0                | R/W          |                    | XXXXXXXX      |
| 1FF2н                              | Program Address Detection Register<br>0 (high-order)   |                      |              | Address Match      | XXXXXXXX      |
| 1FF3н                              | Program Address Detection Register<br>1 (low-order)    |                      |              | Detection Function | XXXXXXXX      |
| 1FF4 <sub>H</sub>                  | Program Address Detection Register<br>1 (middle-order) | PADR1                | R/W          |                    | XXXXXXXX      |
| 1FF5н                              | Program Address Detection Register<br>1 (high-order)   |                      |              |                    | XXXXXXXX      |
| 1FF6н to 1FFFн                     |  | Re                   | served       |                    |               |

Description for Read/Write

R/W : Readable/writable

R : Read only

W: Write only

Description of initial value

0 : the initial value of this bit is "0".

1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

\_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000<sup>H</sup> to 00FF<sup>H</sup>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.





# 9. Can Controller

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
   Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
- 29-bit ID and 8-byte data
   Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
- Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

| Address             | Register                          | Abbreviation | Access | Initial Value                  |  |
|---------------------|-----------------------------------|--------------|--------|--------------------------------|--|
| 000080н             | Message buffer valid register     | BVALR        | R/W    | 0000000 0000000B               |  |
| <b>000081</b> H     | wessage burier valid register     | DVAER        | 17.44  |                                |  |
| 000082н             | Transmit request register         | TREQR        | R/W    | 0000000 0000000B               |  |
| 000083н             | Transmit request register         | INEQI        | 10.00  |                                |  |
| <b>000084</b> н     | Transmit cancel register          | TCANR        | W      | 0000000 0000000B               |  |
| 000085н             |                                   | ICANK        | vv     |                                |  |
| 000086н             | Transmit complete register        | TCR          | R/W    | 0000000 0000000в               |  |
| 000087н             |                                   | ICK          | r/w    |                                |  |
| 000088н             | Receive complete register         | RCR          | R/W    | 0000000 0000000 <sub>В</sub>   |  |
| 000089н             |                                   | NON          | 17/10  |                                |  |
| 00008AH             | Romoto request respining register | RRTRR        | R/W    | 00000000 0000000B              |  |
| 00008BH             | Remote request receiving register | KKIKK        | r/w    |                                |  |
| 00008Cн             | Receive overrun register          | ROVRR        | R/W    | 00000000 0000000 <sub>В</sub>  |  |
| 00008DH             | Receive overrun register          | ROVER        | R/W    |                                |  |
| 00008EH             | Receive interrupt enable register | RIER         | R/W    | 00000000 0000000B              |  |
| 00008Fн             |                                   | RIER         | R/W    |                                |  |
| 001В00н             |                                   | CSR          |        | 00 000 0 0 1                   |  |
| <b>001B01</b> н     | Control status register           | CSR          | R/W, R | 00000 00-1 <sub>B</sub>        |  |
| 001B02 <sub>H</sub> | Lest event indicator register     | LEIR         | R/W    | 000.0000-                      |  |
| 001В03н             | Last event indicator register     | LEIR         | R/W    | 000-0000в                      |  |
| 001B04 <sub>H</sub> |                                   | DIFO         | R      | 0000000 0000000                |  |
| 001B05н             | Receive/transmit error counter    | RTEC         | ĸ      | 0000000 0000000в               |  |
| 001В06н             | Dit timing register               | DTD          |        |                                |  |
| <b>001B07</b> н     | Bit timing register               | BTR          | R/W    | -1111111 11111111 <sub>B</sub> |  |

#### 9.1 List of Control Registers



| Address             | Register                              | Abbreviation | Access  | Initial Value                 |  |
|---------------------|---------------------------------------|--------------|---------|-------------------------------|--|
| 001B08 <sub>H</sub> | – IDE register                        | IDER         | R/W     | XXXXXXXX XXXXXXXX             |  |
| 001B09н             |                                       | IDER         |         |                               |  |
| 001B0Aн             | Transmit RTR register                 | TRTRR        | R/W     | 0000000 0000000B              |  |
| 001B0BH             |                                       |              |         | 0000000 000000B               |  |
| 001B0Cн             | Remote frame receive waiting register | RFWTR        | R/W     | XXXXXXXX XXXXXXXX             |  |
| 001B0DH             |                                       |              | r./ v v |                               |  |
| 001B0Eн             |                                       | TIER         | R/W     | 00000000 0000000 <sub>В</sub> |  |
| 001B0Fн             | Transmit interrupt enable register    | HER          | R/ W    |                               |  |
| 001B10н             |                                       |              |         | XXXXXXXX XXXXXXXX             |  |
| 001B11н             |                                       | AMSR         | R/W     |                               |  |
| 001B12н             | Acceptance mask select register       |              |         | XXXXXXXX XXXXXXXX             |  |
| 001B13н             |                                       |              |         |                               |  |
| 001B14н             |                                       |              |         | XXXXXXXX XXXXXXXX             |  |
| 001B15⊦             | Accortance mask register 0            | AMR0         | R/W     |                               |  |
| 001B16⊦             | Acceptance mask register 0            | AIVIRU       | K/VV    | XXXXX XXXXXXXXB               |  |
| 001B17н             |                                       |              |         | ллллл лллллллв                |  |
| 001B18⊦             |                                       |              |         |                               |  |
| 001B19⊦             | Acceptance mask register 1            | AMR1         | R/W     | XXXXXXXX XXXXXXXXXB           |  |
| 001B1A⊦             | Acceptance mask register 1            |              | K/W     |                               |  |
| 001B1B⊦             | 7                                     |              |         | XXXXX XXXXXXXXB               |  |

# 9.2 List of Message Buffers (ID Registers)

| Address                  | Register            | Abbreviation | Access  | Initial Value                           |  |
|--------------------------|---------------------|--------------|---------|---|--|
| 001А00н<br>to<br>001А1Fн | General-purpose RAM |              | R/W     | XXXXXXXXB<br>to<br>XXXXXXXB             |  |
| 001A20н                  |                     |              |         | XXXXXXXX XXXXXXXX                       |  |
| 001A21н                  |                     | IDR0         | R/W     |   |  |
| 001A22н                  | ID register 0       | IDRU         | r./ v v | XXXXX XXXXXXXB                          |  |
| 001А23н                  |                     |              |         | A                                       |  |
| 001A24н                  |                     |              |         | XXXXXXXX XXXXXXXxxXXx                   |  |
| 001A25н                  | ID register 1       | IDR1         | R/W     |   |  |
| 001A26н                  |                     | IDRI         | R/W     | XXXXX XXXXXXXXB                         |  |
| 001A27н                  |                     |              |         | ~~~~~                                   |  |
| 001A28н                  |                     |              |         | XXXXXXXX XXXXXXXxx                      |  |
| 001A29н                  | D register 2        | IDR2         | R/W     |   |  |
| 001A2Aн                  | ID register 2       | IDR2         | rt/VV   | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |  |
| 001А2Вн                  |                     |              |         | XXXXX XXXXXXXXB                         |  |





| Address         | Register      | Abbreviation | Access  | Initial Value                           |  |
|-----------------|---------------|--------------|---------|---|--|
| 001A2Cн         |               |              |         | XXXXXXXX XXXXXXX8                       |  |
| 001A2Dн         | ID register 3 | IDR3         | R/W     |   |  |
| 001A2Eн         |               | ibito        | 10.00   | XXXXX XXXXXXXX <sub>B</sub>             |  |
| 001A2Fн         |               |              |         |   |  |
| 001A30н         |               |              |         | XXXXXXXX XXXXXXX8                       |  |
| 001A31н         | ID register 4 | IDR4         | R/W     |   |  |
| 001A32н         |               |              | FV/VV   | XXXXX XXXXXXXXB                         |  |
| 001А33н         |               |              |         |   |  |
| 001A34н         |               |              | R/W     | XXXXXXXX XXXXXXX8                       |  |
| 001A35н         | ID register 5 | IDR5         |         | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |  |
| 001A36н         |               | ibi to       |         | XXXXX XXXXXXXXB                         |  |
| 001А37н         |               |              |         |   |  |
| 001A38н         |               |              |         | XXXXXXXX XXXXXXX8                       |  |
| 001А39н         | ID register 6 | IDR6         | R/W     |   |  |
| <b>001АЗА</b> н |               |              | 17/17   | XXXXX XXXXXXXXB                         |  |
| 001А3Bн         |               |              |         |   |  |
| 001А3Cн         |               |              |         | XXXXXXXX XXXXXXX8                       |  |
| 001А3Dн         | ID register 7 | IDR7         | R/W     |   |  |
| 001А3Eн         |               |              | FV/ V V | XXXXX XXXXXXXX <sub>B</sub>             |  |
| 001А3Fн         | ]             |              |         | /Co                                     |  |



| Address            | Register       | Abbreviation | Access           | Initial Value                           |
|--------------------|----------------|--------------|------------------|---|
| <b>001A40</b> н    |                |              |                  |   |
| 001A41н            | ID register 8  | IDR8         | R/W              | XXXXXXXX XXXXXXXXB                      |
| <b>001А42</b> н    |                | IDRO         |                  | XXXXX XXXXXXXXB                         |
| <b>001А43</b> н    |                |              |                  | хххххх ххххххххх                        |
| 001A44н            |                |              |                  | XXXXXXXX XXXXXXX                        |
| 001A45н            | ID register 9  | IDR9         | R/W              | /////////////////////////////////////// |
| <b>001А46</b> н    |                | ibito        |                  | XXXXX XXXXXXXXB                         |
| <b>001А47</b> н    |                |              |                  | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |
| <b>001A48</b> н    |                |              | XXXXXXXX XXXXXXX |   |
| 001A49н            | ID register 10 | IDR10        | R/W              |   |
| 001А4Ан            |                |              |                  | XXXXX XXXXXXXxB                         |
| 001A4Bн            |                |              |                  |   |
| 001A4Cн            | ID register 11 |              | R/W              | XXXXXXXX XXXXXXXX                       |
| 001A4Dн            |                | IDR11        |                  |   |
| 001A4Eн            |                |              |                  | XXXXX XXXXXXXXB                         |
| 001A4Fн            |                |              |                  |   |
| 001А50н            |                |              | R/W              | XXXXXXXX XXXXXXXXB                      |
| 001A51H            | ID register 12 | IDR12        |                  |   |
| 001А52н            |                |              |                  | XXXXX XXXXXXXAB                         |
| 001А53н<br>001А54н |                |              |                  |   |
| 001А54н<br>001А55н |                |              |                  | XXXXXXXX XXXXXXXXB                      |
| 001А55н<br>001А56н | ID register 13 | IDR13        | R/W              |   |
| 001А50н<br>001А57н | -              |              |                  | XXXXX XXXXXXXXB                         |
| 001А57н<br>001А58н |                |              |                  |   |
| 001А59н            |                |              |                  | $XXXXXXXX XXXXXXXX_B$                   |
| 001А5Ан            | ID register 14 | IDR14        | R/W              |   |
| 001А5Вн            |                |              | XXXXX XXXXXXXXB  |   |
| 001А5Сн            |                |              |                  |   |
| 001А5Dн            |                |              |                  | XXXXXXXX XXXXXXXB                       |
| 001А5Ен            | ID register 15 | IDR15        | R/W              |   |
| 001А5Fн            |                |              |                  | XXXXX XXXXXXXXB                         |



# 9.3 List of Message Buffers (DLC Registers and Data Registers)

| Address         | Register                  | Abbreviation | Access | Initial Value              |  |  |
|-----------------|---------------------------|--------------|--------|----------------------------|--|--|
| <b>001А60</b> н |                           | DI 000       | DAAK   | 2000                       |  |  |
| <b>001А61</b> н | DLC register 0            | DLCR0        | R/W    | XXXXB                      |  |  |
| 001A62н         |                           | DI CD4       |        | XXXX <sub>B</sub>          |  |  |
| <b>001А63</b> н | DLC register 1            | DLCR1        | R/W    | XXXXB                      |  |  |
| <b>001А64</b> н | DLC register 2            |              | R/W    | XXXXB                      |  |  |
| 001A65н         | DLC register 2            | DLCR2        | R/W    | XXXXB                      |  |  |
| 001A66н         | DLC register 2            | DL CD2       | R/W    | XXXXB                      |  |  |
| <b>001А67</b> н | - DLC register 3          | DLCR3        | R/W    | AAAAB                      |  |  |
| <b>001А68</b> н |                           |              | DAA    | VVVV                       |  |  |
| 001A69н         | - DLC register 4          | DLCR4        | R/W    | XXXXB                      |  |  |
| 001А6Ан         | DL C register 5           | DI CD5       | R/W    | XXXXB                      |  |  |
| 001A6Bн         | DLC register 5            | DLCR5        | R/W    | AAAAB                      |  |  |
| 001A6Cн         |                           | DI CD6       | R/W    | XXXXB                      |  |  |
| 001A6DH         | DLC register 6            | DLCR6        | R/W    | XXXXB                      |  |  |
| 001A6Eн         | DLC register 7            | DL CD7       | R/W    | XXXXB                      |  |  |
| 001A6Fн         | DLC register 7 DLCR7      |              | R/W    | AAAAB                      |  |  |
| 001A70н         | DLC register 8            | DLCR8        | R/W    | XXXX                       |  |  |
| <b>001A71</b> н | DEC register o            | DECKO        |        |                            |  |  |
| 001A72н         | DLC register 9            | DLCR9        | R/W    | XXXXB                      |  |  |
| 001А73н         | DEC register 9            | DECKS        | 17/17  |                            |  |  |
| 001A74н         | DLC register 10           | DLCR10       | R/W    | XXXXB                      |  |  |
| 001A75н         | DEC register 10           | DECKIU       |        |                            |  |  |
| 001A76н         | DLC register 11           | DLCR11       | R/W    | XXXXB                      |  |  |
| <b>001А77</b> н |                           | DECKTI       |        |                            |  |  |
| 001A78н         | DLC register 12           | DLCR12       | R/W    | XXXXB                      |  |  |
| 001A79н         | DEC register 12           | DEGRIZ       |        |                            |  |  |
| 001A7Aн         | DLC register 13           | DLCR13       | R/W    | XXXXB                      |  |  |
| 001A7Bн         |                           | DLONIS       |        |                            |  |  |
| 001A7Cн         | DLC register 14           | DLCR14       | R/W    | XXXXB                      |  |  |
| 001A7Dн         |                           |              |        |                            |  |  |
| 001A7Eн         | DLC register 15           | DLCR15       | R/W    | XXXXB                      |  |  |
| 001A7Fн         |                           | DLCKID       | r\/VV  | AAAB                       |  |  |
| 001A80н         |                           |              |        | XXXXXXXXB                  |  |  |
| to<br>001A87н   | Data register 0 (8 bytes) | DTR0 R       |        | to<br>XXXXXXX <sub>B</sub> |  |  |



| Address                  | Register                   | Abbreviation | Access   | Initial Value                |
|--------------------------|----------------------------|--------------|----------|------------------------------|
| 001А88н<br>to<br>001А8Fн | Data register 1 (8 bytes)  | DTR1         | R/W      | XXXXXXXXB<br>to<br>XXXXXXXB  |
| 001А90н<br>to<br>001А97н | Data register 2 (8 bytes)  | DTR2         | DTR2 R/W |                              |
| 001А98н<br>to<br>001А9Fн | Data register 3 (8 bytes)  | DTR3         | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AA0н<br>to<br>001AA7н | Data register 4 (8 bytes)  | DTR4         | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AA8н<br>to<br>001AAFн | Data register 5 (8 bytes)  | DTR5         | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001АВ0н<br>to<br>001АВ7н | Data register 6 (8 bytes)  | DTR6         | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AB8н<br>to<br>001ABFн | Data register 7 (8 bytes)  | DTR7         | R/W      | XXXXXXXXB<br>to<br>XXXXXXXB  |
| 001AC0н<br>to<br>001AC7н | Data register 8 (8 bytes)  | DTR8         | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AC8н<br>to<br>001ACFн | Data register 9 (8 bytes)  | DTR9         | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AD0н<br>to<br>001AD7н | Data register 10 (8 bytes) | DTR10        | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AD8н<br>to<br>001ADFн | Data register 11 (8 bytes) | DTR11        | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AE0⊦<br>to<br>001AE7⊦ | Data register 12 (8 bytes) | DTR12        | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AE8⊦<br>to<br>001AEF⊦ | Data register 13 (8 bytes) | DTR13        | R/W      | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 001AF0н<br>to<br>001AF7н | Data register 14 (8 bytes) | DTR14        | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |
| 001AF8н<br>to<br>001AFFн | Data register 15 (8 bytes) | DTR15        | R/W      | XXXXXXXB<br>to<br>XXXXXXXB   |



# 10. Interrupt Source, Interrupt Vector, and Interrupt Control Register

|                                | El <sup>2</sup> OS | Interrupt vector |                     | Interrupt control register |         |
|--------------------------------|--------------------|------------------|---------------------|----------------------------|---------|
| Interrupt source               | clear              | Number           | Address             | Number                     | Address |
| Reset                          | N/A                | # 08             | FFFFDCH             |                            |         |
| INT9 instruction               | N/A                | # 09             | FFFFD8H             |                            |         |
| Exception                      | N/A                | # 10             | FFFFD4H             |                            |         |
| CAN RX                         | N/A                | # 11             | FFFFD0H             | 10000                      | 0000000 |
| CAN TX/NS                      | N/A                | # 12             | FFFFCC <sub>H</sub> | ICR00                      | 0000B0H |
| External Interrupt (INT0/INT1) | *1                 | # 13             | FFFFC8H             | 10001                      | 0000004 |
| Time Base Timer                | N/A                | # 14             | FFFFC4 <sub>H</sub> | ICR01                      | 0000B1н |
| 16-bit Reload Timer 0          | *1                 | # 15             | FFFFC0H             | 10002                      | 0000000 |
| 8/10-bit A/D Converter         | *1                 | # 16             | <b>FFFFBC</b> H     | ICR02                      | 0000В2н |
| 16-bit Free-run Timer          | N/A                | # 17             | FFFFB8H             | 10002                      | 0000020 |
| External Interrupt (INT2/INT3) | *1                 | # 18             | FFFFB4H             | ICR03                      | 0000ВЗн |
| Serial I/O                     | *1                 | # 19             | FFFFB0H             | ICR04                      | 0000B4н |
| External Interrupt (INT4/INT5) | *1                 | # 20             | <b>FFFFAC</b> H     | ICR04                      |         |
| Input Capture 0                | *1                 | # 21             | FFFFA8H             | ICR05                      | 0000B5н |
| 8/16-bit PPG 0/1               | N/A                | # 22             | FFFFA4H             | ICR05                      |         |
| Output Compare 0               | *1                 | # 23             | FFFFA0H             | ICR06                      | 0000B6н |
| 8/16-bit PPG 2/3               | N/A                | # 24             | FFFF9CH             |                            |         |
| External Interrupt (INT6/INT7) | *1                 | # 25             | FFFF98н             | ICR07                      | 0000B7н |
| Input Capture 1                | *1                 | # 26             | FFFF94н             |                            |         |
| 8/16-bit PPG 4/5               | N/A                | # 27             | FFFF90 <sub>H</sub> | ICR08                      | 0000B8н |
| Output Compare 1               | *1                 | # 28             | FFFF8CH             | 101000                     | 0000D0H |
| 8/16-bit PPG 6/7               | N/A                | # 29             | FFFF88 <sub>H</sub> | ICR09                      | 0000B9н |
| Input Capture 2                | *1                 | # 30             | FFFF84 <sub>H</sub> | ICR09                      | 0000698 |
| 8/16-bit PPG 8/9               | N/A                | # 31             | FFFF80н             | ICR10                      | 0000ВАн |
| Output Compare 2               | *1                 | # 32             | FFFF7C <sub>H</sub> |                            | 0000BAH |
| Input Capture 3                | *1                 | # 33             | FFFF78⊦             | ICR11                      | 0000BBн |
| 8/16-bit PPG A/B               | N/A                | # 34             | FFFF74н             | 101(11                     | 0000DDH |
| Output Compare 3               | *1                 | # 35             | FFFF70 <sub>H</sub> | ICR12                      | 0000BCн |
| 16-bit Reload Timer 1          | *1                 | # 36             | FFFF6CH             | 101(12                     | 0000BCH |
| UART 0 RX                      | *2                 | # 37             | FFFF68⊦             | ICR13                      | 0000BDн |
| UART 0 TX                      | *1                 | # 38             | FFFF64н             |                            | UUUUDDH |
| UART 1 RX                      | *2                 | # 39             | FFFF60H             | ICR14                      | 0000BEн |
| UART 1 TX                      | *1                 | # 40             | FFFF5CH             |                            | UUUUBEH |
| Flash Memory                   | N/A                | # 41             | FFFF58н             | ICR15                      | 0000RE. |
| Delayed interrupt              | N/A                | # 42             | FFFF54H             | UCKID                      | 0000BFн |

\*1: The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal.

\*2: The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal. A stop request is available.

N/A:The interrupt request flag is not cleared by the El<sup>2</sup>OS interrupt clear signal.



Notes:

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El<sup>2</sup>OS interrupt clear signal.
- At the end of El<sup>2</sup>OS, the El<sup>2</sup>OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El<sup>2</sup>OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El<sup>2</sup>OS clear signal caused by the first event. So it is recommended not to use the El<sup>2</sup>OS for this interrupt number.
- If El<sup>2</sup>OS is enabled, El<sup>2</sup>OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El<sup>2</sup>OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El<sup>2</sup>OS, the other interrupt should be disabled.



# 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

 $(V_{SS} = AV_{SS} = 0.0 V)$ 

| Parameter                             | Symbol        | Rat                   | ting      | Unit | Remarks                                  |    |  |
|---------------------------------------|---------------|-----------------------|-----------|------|--|----|--|
| Parameter                             | Symbol        | Min                   | Max       | Unit | Remarks                                  |    |  |
|                                       | Vcc           | $V_{SS} - 0.3$        | Vss + 6.0 | V    |  |    |  |
|                                       | AVcc          | $V_{SS} - 0.3$        | Vss + 6.0 | V    | Vcc = AVcc                               | *1 |  |
| Power supply voltage                  | AVRH,<br>AVRL | V <sub>SS</sub> - 0.3 | Vss + 6.0 | V    | AVcc ≥ AVRH/L,<br>AVRH ≥ AVRL            | *1 |  |
|                                       | DVcc          | $V_{SS} - 0.3$        | Vss + 6.0 | V    | Vcc ≥ DVcc                               |    |  |
| Input voltage                         | Vi            | $V_{SS} - 0.3$        | Vss + 6.0 | V    |  | *2 |  |
| Output voltage                        | Vo            | $V_{SS} - 0.3$        | Vss + 6.0 | V    |  | *2 |  |
| Maximum Clamp Current                 | ICLAMP        | -2.0                  | 2.0       | mA   | *6                                       |    |  |
| Maximum Total Clamp Current           |               | —                     | 20        | mA   | *6                                       |    |  |
| "L" level Max. output current         | IOL1          | —                     | 15        | mA   | Normal output                            | *3 |  |
| "L" level Avg. output current         | OLAV1         | _                     | 4         | mA   | Normal output, average value             | *4 |  |
| "L" level Max. output current         | IOL2          | —                     | 40        | mA   | High current output                      | *3 |  |
| "L" level Avg. output current         | OLAV2         | _                     | 30        | mA   | High current output, average value       | *4 |  |
| "L" level Max. overall output current | ∑lol1         | —                     | 100       | mA   | Total normal output                      |    |  |
| "L" level Max. overall output current | ∑lol2         | _                     | 330       | mA   | Total high current output                |    |  |
| "L" level Avg. overall output current | $\sum$ Iolav1 | —                     | 50        | mA   | Total normal output, average value       | *5 |  |
| "L" level Avg. overall output current | $\sum$ Iolav2 | _                     | 250       | mA   | Total high current output, average value | *5 |  |
| "H" level Max. output current         | Іон1          | —                     | —15       | mA   | Normal output                            | *3 |  |
| "H" level Avg. output current         | IOHAV1        | —                     | -4        | mA   | Normal output, average value             | *4 |  |
| "H" level Max. output current         | Іон2          | —                     | -40       | mA   | High current output                      | *3 |  |
| "H" level Avg. output current         | IOHAV2        | —                     | -30       | mA   | High current output, average value       | *4 |  |
| "H" level Max. overall output current | ∑Іон1         | —                     | -100      | mA   | Total normal output                      |    |  |
| "H" level Max. overall output current | ∑Іон₂         | —                     | -330      | mA   | Total high current output                |    |  |
| "H" level Avg. overall output current | ∑lohav1       | _                     | -50       | mA   | Total normal output, average value       | *5 |  |
| "H" level Avg. overall output current | ∑Iohav2       | _                     | -250      | mA   | Total high current output, average value | *5 |  |
| Power consumption                     | Pp            | —                     | 500       | mW   | MB90F598G                                |    |  |
|                                       | PD            | _                     | 400       | mW   | MB90598G                                 |    |  |
| Operating temperature                 | TA            | -40                   | +85       | °C   |  |    |  |
| Storage temperature                   | Tstg          | -55                   | +150      | °C   |  |    |  |

\*1: AVcc, AVRH, AVRL and DVcc shall not exceed Vcc. AVRH and AVRL shall not exceed AVcc. Also, AVRL shall never exceed AVRH.

\*2: VI and Vo should not exceed Vcc + 0.3V. VI should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.

\*3: The maximum output current is a peak value for a corresponding pin.

\*4: Average output current is an average current value observed for a 100 ms period for a corresponding pin.

\*5: Total average current is an average current value observed for a 100 ms period for all corresponding pins.

\*6:


Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95

■ Use within recommended operating conditions.

- Use at DC voltage (current).
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.



- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>cc</sub> pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :



Note: : Average output current = operating current × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



### **11.2 Recommended Conditions**


 $(V_{SS} = AV_{SS} = 0.0 V)$ 

| Parameter             | Symbol | Value |     |     | Unit | Remarks                         |  |
|-----------------------|--------|-------|-----|-----|------|---------------------------------|--|
|                       | Symbol | Min   | Тур | Max | Unit | Reliaiks                        |  |
| Power supply voltage  | Vcc    | 4.5   | 5.0 | 5.5 | V    | Under normal operation          |  |
|                       | AVcc   | 3.0   | _   | 5.5 | V    | Maintains RAM data in stop mode |  |
| Smooth capacitor      | Cs     | 0.022 | 0.1 | 1.0 | μF   | *                               |  |
| Operating temperature | TA     | -40   | —   | +85 | °C   |                                 |  |

\*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.



### **11.3 DC Characteristics**

|                 |                              | •                                | (Vcc =  | 5.0 V±10% | %, Vss = . | AVss = 0.0 | ) V, Ta : | =40 °C to +- |
|-----------------|------------------------------|----------------------------------|---|-----------|------------|------------|-----------|--------------|
| Parameter Syn   | Symbol                       | Pin name                         | Condition   |           | Value      | Unit       | Remarks   |              |
|                 | Symbol                       |                                  | Condition   | Min       | Тур        | Max        | Unit      | Remarks      |
| Input H voltage | VIHS                         | CMOS hysteresis input<br>pin     | _   | 0.8 Vcc   | _          | Vcc +0.3   | V         |              |
|                 | VIHM                         | MD input pin                     | _   | Vcc - 0.3 | _          | Vcc +0.3   | V         |              |
| Input L voltage | CMOS hysteresis input<br>pin | _                                | Vss - 0.3   | _         | 0.2 Vcc    | V          |           |              |
|                 | VILM                         | MD input pin                     | _   | Vss – 0.3 | -          | Vss +0.3   | V         |              |
| Output H        | V <sub>OH1</sub>             | Output pins except P70<br>to P87 | V <sub>CC</sub> = 4.5 V,<br>І <sub>ОН1</sub> = –4.0 mA  | Vcc - 0.5 | _          | _          | V         |              |
| voltage         | Vон2                         | P70 to P87                       | V <sub>CC</sub> = 4.5 V,<br>I <sub>OH2</sub> = -30.0 mA | Vcc - 0.5 | _          | _          | V         |              |
| Output L        | V <sub>OL1</sub>             | Output pins except P70<br>to P87 | V <sub>CC</sub> = 4.5 V,<br>I <sub>OL1</sub> = 4.0 mA   | -         | _          | 0.4        | V         |              |
| voltage         | V <sub>OL2</sub>             | P70 to P87                       | V <sub>CC</sub> = 4.5 V,<br>I <sub>OL2</sub> = 30.0 mA  | —         | _          | 0.5        | V         |              |





| Parameter              | Symbol | Pin name | Condition   |     | Value |     | Unit | Remarks   |
|------------------------|--------|----------|---|-----|-------|-----|------|-----------|
| Falameter              | Symbol | Finname  | Condition   | Min | Тур   | Мах | Unit | Remarks   |
| Input leak<br>current  | lı.    |          | Vcc = 5.5 V,<br>Vss < Vi < Vcc  | -5  | _     | 5   | μA   |           |
|                        | lcc    |          | V <sub>cc</sub> = 5.0 V±10%,<br>Internal frequency:                           | —   | 35    | 60  | mA   | MB90598G  |
|                        | icc    |          | 16 MHz,<br>At normal operating  | —   | 40    | 60  | mA   | MB90F598G |
|                        | lccs   |          | V <sub>cc</sub> = 5.0 V±10%,<br>Internal frequency:<br>16 MHz,<br>At sleep    | _   | 11    | 18  | mA   |           |
| Power supply current * | Істѕ   | Vcc      | V <sub>CC</sub> = 5.0 V±1%,<br>Internal frequency:<br>2 MHz,<br>At timer mode | _   | 0.3   | 0.6 | mA   |           |
|                        | Іссн   |          | V <sub>CC</sub> = 5.0 V±10%,<br>At stop, T <sub>A</sub> = 25°C                | _   | _     | 20  | μA   |           |
|                        | Іссн2  |          | V <sub>cc</sub> = 5.0 V±10%,<br>At Hardware stand-                            | —   | —     | 20  | μA   | MB90598G  |
|                        | ICCH2  |          | by mode,<br>T <sub>A</sub> = 25°C   |     | 50    | 100 | μA   | MB90F598G |



| (continued)           |        |  | (Vcc =    | 5.0 V±10% | %, Vss = A | Vss = 0.0 | ) V, TA = | =40 °C to +8 |
|-----------------------|--------|--|-----------|-----------|------------|-----------|-----------|--------------|
| Parameter             | Symbol | Pin name   | Condition |           | Value      | Unit      | Remarks   |              |
| Farameter             | Symbol | Finnanie   | Condition | Min Typ   | Тур        | Max       | Unit      | Remarks      |
| Input capacity        | Cin    | Other than C, AVcc, AVss,<br>AVRH, AVRL, Vcc, Vss,<br>DVcc, DVss, P70 to P87 | —         | _         | 5          | 15        | pF        |              |
|                       |        | P70 to P87   | _         | _         | 15         | 30        | pF        |              |
| Pull-up<br>resistance | Rup    | RST  |           | 25        | 50         | 100       | kΩ        |              |
| Pull-down resistance  | Rdown  | MD2  | _         | 25        | 50         | 100       | kΩ        |              |


\*: The power supply current testing conditions are when using the external clock.


### **11.4 AC Characteristics**

11.4.1 Clock Timing

|                                |                 |          |      | (Vcc = 5.0 V $\pm$ 10%, Vss = AVss = 0.0 V, T <sub>A</sub> = -40 $^{\circ}$ C to +85 |     |      |                                |  |  |
|--------------------------------|-----------------|----------|------|--|-----|------|--------------------------------|--|--|
| Parameter                      | Symbol          | Diaman   |      | Value  |     | Unit | Remarks                        |  |  |
| Farailleler                    | Symbol          | Pin name | Min  | Тур  | Мах | Unit |                                |  |  |
| Oscillation frequency          | fc              | X0, X1   | 3    | —  | 5   | MHz  | When using oscillation circuit |  |  |
| Oscillation cycle time         | tCYL            | X0, X1   | 200  | —  | 333 | ns   | When using oscillation circuit |  |  |
| External clock frequency       | fc              | X0, X1   | 3    | —  | 16  | MHz  | When using external clock      |  |  |
| External clock cycle time      | tcyL            | X0, X1   | 62.5 | _  | 333 | ns   | When using external clock      |  |  |
| Frequency deviation with PLL * | Δf              | —        |      |  | 5   | %    |                                |  |  |
| Input clock pulse width        | Pwh, Pwl        | X0       | 10   | _  | _   | ns   | Duty ratio is about 30 to 70%. |  |  |
| Input clock rise and fall time | tcr, tcr        | X0       | _    | _  | 5   | ns   | When using external clock      |  |  |
| Machine clock frequency        | fср             | —        | 1.5  | _  | 16  | MHz  |                                |  |  |
| Machine clock cycle time       | t <sub>CP</sub> | —        | 62.5 | _  | 666 | ns   |                                |  |  |
| Flash Read cycle time          | tCYL            | _        | _    | 2*tcp  | _   | ns   | When Flash is accessed via CPU |  |  |


\*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.









## Example of Oscillation circuit










AC characteristics are set to the measured reference voltage values below.






## 11.4.2 Reset and Hardware Standby Input

|                             |               |           | $(Vcc = 5.0 V \pm$   | 10%, Vss | = AVss | = 0.0 V, T <sub>A</sub> $= -40$ °C to $+85$ |
|-----------------------------|---------------|-----------|--|----------|--------|---|
| Parameter                   | Symbol        | Pin name  | Value  | lue      |        | Remarks                                     |
| Faidilielei                 | Symbol        | Fininaine | Min  | Max      | Unit   | Reillarks                                   |
|                             |               |           | 16 tcp*1   |          | ns     | Under normal operation                      |
| Reset input time            | <b>t</b> RSTL | RST       | Oscillation time of oscillator <sup>*2</sup> + 16 $t_{CP}$ <sup>*1</sup> | _        | ms     | In stop mode                                |
|                             |               |           | 16 tcp*1   | _        | ns     | Under normal operation                      |
| Hardware standby input time | tнsт∟         | HST       | Oscillation time of oscillator <sup>*2</sup> + 16 $t_{CP}^{*1}$          | _        | ms     | In stop mode                                |

\*1: "t<sub>cp</sub>" represents one cycle time of the machine clock.

No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

\*2: Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.





#### 11.4.3 Power On Reset


| 11.4.5 FOWER ON Reset | $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ |          |           |       |     |       |                             |       |  |       |  |       |  |       |  |       |  |       |  |      |         |
|-----------------------|---|----------|-----------|-------|-----|-------|-----------------------------|-------|--|-------|--|-------|--|-------|--|-------|--|-------|--|------|---------|
| Parameter             | Symbol  | Pin name | Condition | Value |     | Value |                             | Value |  | Value |  | Value |  | Value |  | Value |  | Value |  | Unit | Remarks |
| Falameter             | Symbol  | Fin hame | Condition | Min   | Max |       | Remarks                     |       |  |       |  |       |  |       |  |       |  |       |  |      |         |
| Power on rise time    | tR  | Vcc      |           | 0.05  | 30  | ms    | *                           |       |  |       |  |       |  |       |  |       |  |       |  |      |         |
| Power off time        | toff  | Vcc      |           | 50    | —   | ms    | Due to repetitive operation |       |  |       |  |       |  |       |  |       |  |       |  |      |         |

\*: Vcc must be kept lower than 0.2 V before power-on.

Notes:

■ The above values are used for creating a power-on reset.

Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn on the power supply using the above values.



11.4.4 UART0/1, Serial I/O Timing

| C | $V_{\rm CC} = 5.0 \ V \pm 10\%$ | $V_{SS} = AV_{SS} =$ | $0.0 V. T_A = -40$ | $^{\circ}$ C to +85 $^{\circ}$ C) |
|---|---------------------------------|----------------------|--------------------|-----------------------------------|
| • | 0.0 1 - 10/0                    | ,                    | 0.0 0, 1/0 10      |                                   |


| Parameter   | Symbol        | Pin name                      | ame Condition                          |       | lue | Unit | Remarks  |
|---|---------------|-------------------------------|--|-------|-----|------|----------|
| Falanciel   | Symbol        | Finnanie                      | Condition                              | Min   | Max | Unit | Itemarks |
| Serial clock cycle time                           | tscyc         | SCK0 to SCK2                  |  | 8 tcp | —   | ns   |          |
| $SCK \downarrow \ \Rightarrow SOT \ delay \ time$ | <b>t</b> slov | SCK0 to SCK2,<br>SOT0 to SOT2 | Internal clock operation               | -80   | 80  | ns   |          |
| $Valid\;SIN\;\RightarrowSCK\;\uparrow$            | tıvsн         | SCK0 to SCK2,<br>SIN0 to SIN2 | output pins are C∟ = 80<br>pF + 1 TTL. | 100   | _   | ns   |          |
| SCK $\uparrow \Rightarrow$ Valid SIN hold time    | tsнix         | SCK0 to SCK2,<br>SIN0 to SIN2 |  | 60    | _   | ns   |          |




| Poromotor  | Parameter Symbol Pin name |                               | Condition  | Value             |     | Unit | Remarks    |
|--|---------------------------|-------------------------------|--|-------------------|-----|------|------------|
| Farameter  | Symbol                    | Finname                       | Condition  | Min               | Мах | Unit | Itellia K5 |
| Serial clock "H" pulse width                         | tshsl                     | SCK0 to SCK2                  |  | 4 t <sub>CP</sub> | —   | ns   |            |
| Serial clock "L" pulse width                         | t <sub>SLSH</sub>         | SCK0 to SCK2                  |  | 4 t <sub>CP</sub> | —   | ns   |            |
| $SCK \downarrow \ \Rightarrow SOT \ delay \ time$    | tslov                     | SCK0 to SCK2,<br>SOT0 to SOT2 | External clock operation output pins are C <sub>L</sub> = 80 |                   | 150 | ns   |            |
| $Valid\;SIN\;\RightarrowSCK\;\uparrow$               | tıvsн                     | SCK0 to SCK2,<br>SIN0 to SIN2 | pF + 1 TTL.  | 60                | _   | ns   |            |
| $SCK \uparrow \Rightarrow Valid \ SIN \ hold \ time$ | tsнıx                     | SCK0 to SCK2,<br>SIN0 to SIN2 |  | 60                | _   | ns   |            |

Notes:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is load capacity value of pins when testing.
- t<sub>cp</sub> (external operation clock cycle time) : see Clock timing.








## (5) Timer Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter         | Symbol | Din namo     | n name Condition - |                   | lue | Unit | Remarks |
|-------------------|--------|--------------|--------------------|-------------------|-----|------|---------|
| Falameter         | Symbol | Fiii liailie |                    |                   | Max | Unit | Remarks |
| Input pulse width | tтіwн  | TIN0, TIN1   |                    | 4 t <sub>CP</sub> |     | 20   |         |
| mput puise width  | t⊤ıw∟  | IN0 to IN3   |                    | <b>4 I</b> CP     | _   | ns   |         |




## 11.4.5 Trigger Input Timing


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter         | Symbol Pin name Condition |               | Val | ue    | Unit | Remarks |                        |  |
|-------------------|---------------------------|---------------|-----|-------|------|---------|------------------------|--|
| Falameter         | Symbol                    | FIII Haille   | Min |       | Мах  | Unit    | Remarks                |  |
| Input pulse width | tтrgн                     | INT0 to INT7, |     | 5 tcp | —    | ns      | Under normal operation |  |
| input puise width | <b>t</b> trgl             | ADTG          |     | 1     |      | μs      | In stop mode           |  |





| 11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)<br>(Vcc = 5.0 V±10 %, Vss = AVss = 0.0 V, T <sub>A</sub> = −40 °C to +85 °C) |            |                                     |           |                      |    |     |      |         |   |
|---|------------|-------------------------------------|-----------|----------------------|----|-----|------|---------|---|
| Parameter   | Symbol     | Pin name                            | Condition | Value<br>Min Typ Max |    |     | Unit | Remarks | l |
| Output Rise/Fall time   | tR2<br>tF2 | Port P70 to P77,<br>Port P80 to P87 | _         | 15                   | 40 | 150 | ns   |         | l |



## 11.5 A/D Converter

 $(V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = AV_{SS} = 0.0 \text{ V}, 3.0 \text{ V} \le AV_{RH} - AV_{RL}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter                     | Sym- | Pin name     |                   | Value             |                   | Unit | Remarks   |
|-------------------------------|------|--------------|-------------------|-------------------|-------------------|------|-----------|
| Faiameter                     | bol  | Fill liallie | Min               | Тур               | Max               | Unit | Reillarks |
| Resolution                    | —    | _            | _                 |                   | 10                | bit  |           |
| Conversion error              | —    | _            | _                 | —                 | ±5.0              | LSB  |           |
| Nonlinearity error            | —    | _            | _                 | —                 | ±2.5              | LSB  |           |
| Differential linearity error  | —    | -            | _                 | —                 | ±1.9              | LSB  |           |
| Zero transition voltage       | Vот  | AN0 to AN7   | AVRL —<br>3.5 LSB | AVRL +<br>0.5 LSB | AVRL +<br>4.5 LSB | V    |           |
| Full scale transition voltage | VFST | AN0 to AN7   | AVRH —<br>6.5 LSB | AVRH —<br>1.5 LSB | AVRH +<br>1.5 LSB | V    |           |
| Conversion time               | —    | _            | _                 | 352tcp            | _                 | ns   |           |
| Sampling time                 | —    | _            | _                 | 64tcP             | _                 | ns   |           |
| Analog port input current     | Iain | AN0 to AN7   | -10               | —                 | 10                | μA   |           |
| Analog input voltage range    | VAIN | AN0 to AN7   | AVRL              | —                 | AVRH              | V    |           |



| Parameter                     | Sym- | Pin name     |            | Value |            | Unit | Remarks                 |
|-------------------------------|------|--------------|------------|-------|------------|------|-------------------------|
| Faiametei                     | bol  | Fill liallie | Min        | Тур   | Max        | Unit |                         |
| Reference voltage range       | —    | AVRH         | AVRL + 3.0 | —     | AVcc       | V    |                         |
| Reference vollage range       | —    | avrL         | 0          | —     | AVRH - 3.0 | V    |                         |
| Power supply current          | la   | AVcc         | —          | 5     | —          | mA   |                         |
|                               | Іан  | AVcc         | —          | —     | 5          | μA   | *                       |
|                               | IR   | AVRH         | _          | 400   | 600        | μA   | MB90V595G,<br>MB90F598G |
| Reference voltage current     |      |              | —          | 140   | 600        | μA   | MB90598G                |
|                               | IRH  | AVRH         | —          | —     | 5          | μA   | *                       |
| Offset between input channels | _    | AN0 to AN7   | —          | —     | 4          | LSB  |                         |

\*: When not operating A/D converter, this is the current (Vcc = AVcc = AVRH = 5.0 V) when the CPU is stopped.




## 11.6 A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value


Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zerotransition error/full-scale transition error and linearity error.



(Continued)



## (Continued)




#### 11.7 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,:

- Output impedance values of the external circuit of 15 k $\Omega$  or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period =  $4.00 \ \mu s$  @machine clock of 16 MHz).



#### Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.




# 11.8 Flash memory


■ Erase and programming performance


| Parameter                         | Condition                                      |       | Value |      | Unit  | Remarks   |   |
|-----------------------------------|--|-------|-------|------|-------|-----------|---|
| Falameter                         | Condition                                      | Min   | Тур   | Max  | Unit  |           |   |
| Sector erase time                 |  | _     | 1     | 15   | S     | MB90F598G | Excludes 00H<br>programming prior erasure |
| Chip erase time                   | $T_A = +25 \ ^{\circ}C,$<br>$V_{CC} = 5.0 \ V$ | _     | 5     | _    | S     | MB90F598G | Excludes 00H<br>programming prior         |
| Word (16-bit)<br>programming time |  | _     | 16    | 3600 | μs    | MB90F598G | Excludes system-level overhead            |
| Erase/Program cycle               | —  | 10000 | —     | —    | cycle |           |   |




# 12. Example Characteristics
















## **Supply Current**














# 13. Ordering Information

| Part number               | Package                         | Remarks        |
|---------------------------|---------------------------------|----------------|
| MB90598GPF<br>MB90F598GPF | 100-pin Plastic QFP<br>(PQH100) |                |
| MB90V595GCR               | 256-pin Ceramic PGA             | For evaluation |



# 14. Package Dimensions







# 15. Major Changes

#### Spansion Publication Number: DS07-13705-7E

| Section  | Change Results  |
|--|---|
| -  | Deleted the old products, MB90598, MB90F598, and MB90V595.  |
| -  | Changed the series name;<br>MB90595/595G series ? MB90595G series   |
| -  | Changed the following erroneous name. I/O timer $\rightarrow$ 16-bit Free-run Timer                                   |
| PRODUCT LINEUP                                   | One of Standby mode name is changed. Clock mode $\rightarrow$ Watch mode  |
| I/O CIRCUIT TYPE                                 | Changed Pull-down resistor value of circuit type H.   |
| ELECTRICAL CHARACTERISTICS<br>AC Characteristics | Add the "External clock input" and "Flash Read cycle time" in (1) Clock Timing  |
|  | Figure in (2) Reset and Hardware Standby Input RST/HST input level of "In Stop Mode" is changed. $0.6\ Vcc\ 0.2\ Vcc$ |
| ELECTRICAL CHARACTERISTICS<br>5. A/D Converter   | Changed the items of "Zero transition voltage" and "Full scale transition voltage".                                   |

NOTE: Please see "Document History" about later revised information.

# **Document History**

Document Title: MB90598G/F598G/V595G F<sup>2</sup>MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller Document Number: 002-07700 Orig. of Change Submission Revision ECN **Description of Change** Date \*\* 09/26/2008 \_ AKIH Migrated to Cypress and assigned document number 002-07700. No change to document contents or format. \*A AKIH 11/30/2016 5537128 Updated to Cypress template \*B 6059031 TORS 02/06/2018 Adapted new Cypress logo Updated following package code FPT-100P-M06 → PQH100



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Internet of Things                                    | cypress.com/iot        |
| Memory  | cypress.com/memory     |
| PSoC  | cypress.com/psoc       |
| Power Management ICs                                  | cypress.com/pmic       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless Connectivity                                 | cypress.com/wireless   |

## **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

<sup>©</sup> Cypress Semiconductor Corporation, 2008-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries thereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons weapons (including resulting product. Cypress products cor systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any colum, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.