

## CY8CPROTO-063-BLE PSoC 6 BLE Prototyping Kit

CONTENTS	
PAGE	DESCRIPTION
01	Title & Table of Contents
02	Block Diagram
03	KitProg2
04	PSoC 6 BLE Module
05	Accessories
06	Revision History

### Drawing Numbers

PCBA	121-60527-01
PCB	600-60527-01
FAB DRW	610-60527-01
ASSY DRW	620-60527-01
SCH DRW	630-60527-01



**CYPRESS**  
EMBEDDED IN TOMORROW™


CYPRESS SEMICONDUCTOR  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600













CYPRESS SEMICONDUCTOR © 2018


SCH Title : PSoC 6 BLE Prototyping Kit

Page Title : Title Page

Size A4	Document Number <b>630-60527-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>04</b>
Date:	Thursday, January 16, 2020		Sheet	1 of 7







**CYPRESS SEMICONDUCTOR**  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

---


**CYPRESS SEMICONDUCTOR © 2018**

**SCH Title : PSoC 6 BLE Prototyping Kit**


**Page Title : KitProg2**

Size A4	Document Number <b>630-60527-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>04</b>
Date:	Thursday, January 16, 2020		Sheet	3 of 7


### PSoC 63 BLE Module




### Programming Header




### Reset Button




### Current Measurement Header




### VBACKUP




### I2C



### UART




### User LEDs




### PSoC 63 BLE I/O Headers


Note: Voltage above 3.6V on VTARG/P6\_VDD will permanently damage PSoc 6



### CapSense Capacitors




### PMIC Control




Note: To control regulator output, remove R29 and load R44, R45. Make sure VBACKUP > 1.6V.  
Load R46 to enable output of PSoc 6 regulator by default


### User Button / Hibernate Wakeup




### WCO




### ECO



### PSoc 6 Regulator



### Reverse Voltage Protection



**CYPRESS** EMBEDDED IN TOMORROW™  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2018				
SCH Title : PSoc 6 BLE Prototyping Kit				
Page Title : PSoc 63 BLE Module				
Size A4	Document Number <b>630-60527-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>04</b>
Date:	Thursday, January 16, 2020		Sheet	4 of 7

5

4

3

2

1

**Accessories**


**PCBA label**

LBL PCA Label




**Cylindrical Bumpons**


RBS-40




RBS-40



RBS-40



RBS-40



D

D

C

C

B

B

A

A



**CYPRESS**  
EMBEDDED IN TOMORROW™

**CYPRESS SEMICONDUCTOR**  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

**CYPRESS SEMICONDUCTOR © 2018**

**SCH Title : PSoC 6 BLE Prototyping Kit**

**Page Title : Accessories**

Size A4	Document Number <b>630-60527-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>04</b>
Date: Thursday, January 16, 2020			Sheet 5 of 7	

5

4

3

2

1

## REVISION HISTORY

REV	DESCRIPTION OF CHANGE	DATE
01	Initial Proto Release	2018/06/13
02	Internal Release	2018/08/17
03	Initial Release	2018/09/26
04	Updated both WCO load caps C36,C37 to 22pF	2020/01/16



**CYPRESS**  
EMBEDDED IN TOMORROW™

**CYPRESS SEMICONDUCTOR**  
198 CHAMPION COURT  
SAN JOSE, CA 95134  
(408) 943-2600

**CYPRESS SEMICONDUCTOR © 2018**

**SCH Title : PSoC 6 BLE Prototyping Kit**

**Page Title : Revision History(1)**

Size A4	Document Number <b>630-60527-01</b>	Drawn By <b>TARE</b>	Approved By <b>RKAD</b>	Rev <b>04</b>
Date:	Thursday, January 16, 2020		Sheet	6 of 7