

CY8C27143/CY8C27243 CY8C27443/CY8C27543 CY8C27643

PSoC[®] Programmable System-on-Chip™

Features

- Powerful Harvard-architecture processor
 - M8C processor speeds up to 24 MHz
 - 8 × 8 multiply, 32-bit accumulate
 - Low power at high speed
 - Operating voltage: 3.0 V to 5.25 V
 - Operating voltages down to 1.0 V using on-chip switch mode pump (SMP)
 - □ Industrial temperature range: –40 °C to +85 °C

Advanced peripherals (PSoC[®] blocks)

- □ Twelve rail-to-rail analog PSoC blocks provide:
 - Up to 14-bit analog-to-digital converters (ADCs)
 - Up to 9-bit digital-to-analog converters (DACs)
 - Programmable gain amplifiers (PGAs)
 - · Programmable filters and comparators
- □ Eight digital PSoC blocks provide:
 - 8- to 32-bit timers and counters, 8- and 16-bit pulse-width modulators (PWMs)
 - Cyclical redundancy check (CRC) and pseudo random sequence (PRS) modules
 - Up to two full-duplex universal asynchronous receiver transmitters (UARTs)
 - Multiple serial peripheral interface (SPI) masters or slaves
- Connectable to all general-purpose I/O (GPIO) pins
- Complex peripherals by combining blocks

Precision, programmable clocking


- □ Internal 2.5% 24- / 48-MHz main oscillator
- 24- / 48-MHz with optional 32 kHz crystal
- Optional external oscillator up to 24 MHz
- Internal oscillator for watchdog and sleep

Flexible on-chip memory

- □ 16 KB flash program storage 50,000 erase/write cycles
- □ 256-bytes SRAM data storage
- □ In-system serial programming (ISSP)
- Partial flash updates
- Flexible protection modes
- Electronically erasable programmable read only memory (EEPROM) emulation in flash
- Programmable pin configurations
 - 25-mA sink, 10-mA source on all GPIOs
 - Pull-up, pull-down, high-Z, strong, or open-drain drive modes on all GPIOs
 - Eight standard analog inputs on GPIO, plus four additional analog inputs with restricted routing
 - Four 30-mA analog outputs on GPIOs
 - □ Configurable interrupt on all GPIOs

- Additional system resources
 - □ I²C slave, master, and multi-master to 400 kHz
 - Watchdog and sleep timers
 - □ User-configurable low-voltage detection (LVD)
 - Integrated supervisory circuit
 - On-chip precision voltage reference
- Complete development tools
 - □ Free development software (PSoC Designer[™])
 - D Full-featured, in-circuit emulator (ICE) and programmer
 - □ Full-speed emulation
 - Complex breakpoint structure
 - □ 128 KB trace memory

Logic Block Diagram



Errata: For information on silicon errata, see "Errata" on page 61. Details include trigger conditions, devices affected, and proposed workaround.

Cypress Semiconductor Corporation Document Number: 38-12012 Rev. AC 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 23, 2017



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article "How to Design with PSoC[®] 1, PowerPSoC[®], and PLC - KBA88292". Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
 - □ Getting Started with PSoC[®] 1 AN75320

 - PSoC[®] 1 Getting Started with GPIO AN2094
 PSoC[®] 1 Analog Structure and Configuration AN74170
 - □ PSoC[®] 1 Switched Capacitor Analog Blocks AN2041
 - Selecting Analog Ground and Reference AN2219

Note: For CY8C27X43 devices related Application note please click here.

- Development Kits:
 - CY3210-PSoCEval1 supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
- CY3214-PSoCEvalUSB features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

Note: For CY8C27X43 devices related Development Kits please click here.

The MiniProg1 and MiniProg3 devices provide interfaces for flash programming and debug.


PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. Note: This is not the default view.

- Global Resources all device hardware settings.
- 2. Parameters the parameters of the currently selected User Modules.
- 3. Pinout information related to device pins.
- 4. Chip-Level Editor a diagram of the resources available on the selected chip.
- Datasheet the datasheet for the currently selected UM
- 6. User Modules all available User Modules for the selected device.
- 7. Device Resource Meter device resource usage for the current project configuration.
- 8. Workspace a tree level diagram of files associated with the project.
- Output output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to $PSoC^{\textcircled{R}}$ Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout





Contents

PSoC Functional Overview	4
PSoC Core	4
Digital System	4
Analog System	5
Additional System Resources	6
PSoC Device Characteristics	
Development Tools	7
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	
Select User Modules	8
Configure User Modules	8
Organize and Connect	8
Generate, Verify, and Debug	8
Pinouts	9
8-pin Part Pinout	9
20-pin Part Pinout	9
28-pin Part Pinout	10
44-pin Part Pinout	11
48-pin Part Pinout	12
56-pin Part Pinout	14
Register Reference	
Register Conventions	16
Register Mapping Tables	16
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Electrical Characteristics	20
AC Electrical Characteristics	
Packaging Information	44

Packaging Dimensions	44
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Specifications	
Development Tool Selection	
Software	
Development Kits	
Evaluation Tools	51
Device Programmers	
Accessories (Emulation and Programming)	52
Ordering Information	53
Ordering Code Definitions	54
Acronyms	
Reference Documents	55
Document Conventions	56
Units of Measure	56
Numeric Conventions	56
Glossary	56
Errata	61
In Production	
Not in Production	63
Document History Page	66
Sales, Solutions, and Legal Information	69
Worldwide Sales and Design Support	69
Products	
PSoC® Solutions	69
Cypress Developer Community	69
Technical Support	69



PSoC Functional Overview

The PSoC family consists of many programmable system-on-chip controller devices. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based system components with one, low-cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture lets you to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in Logic Block Diagram on page 1, consists of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C27x43 family can have up to five I/O ports that connect to the global digital and analog interconnects, providing access to eight digital blocks and 12 analog blocks.

PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 17 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included sleep and watchdog timers (WDT).

Memory encompasses 16 KB of flash for program storage, 256 bytes of SRAM for data storage, and up to 2 K of EEPROM emulated using the flash. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to 2.5% over temperature and voltage. The 24-MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32-kHz internal low speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the 32.768-kHz external crystal oscillator (ECO) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

Digital System

The digital system is composed of eight digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.

Figure 2. Digital System Block Diagram



Digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit) ^[1, 2]
- UART 8-bit with selectable parity (up to two)
- SPI slave and master (up to two) ^[3]
- I²C slave and multi-master (one available as a system resource)
- CRC/generator (8- to 32-bit)
- IrDA (up to two)
- Pseudo random sequence (PRS) generators (8- to 32-bit)

Notes

- 1. Errata: When operated between 4.75 V to 5.25 V, the input capture signal cannot be sourced from Row Output signals or the Broadcast clock signals. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.
- 2. Errata: When operated between 3.0V to 4.75V, the input capture signal can only be sourced from Row input signal that has been re-synchronized. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.
- Errata: In PSoC, when one output of one SPI Slave block is connected to the input of other SPI slave block, data is shifted correctly but last bit is read incorrectly. For the workaround and more information related to this problem, see "Errata" on page 61.



The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also enable signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This lets you the optimum choice of system resources for your application. Family resources are shown in the table titled PSoC Device Characteristics on page 6.


Analog System

The analog system is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are as follows:

- ADCs (up to 4, with 6- to 14-bit resolution, selectable as incremental, delta sigma, and SAR)
- Filters (2, 4, 6, and 8 pole band pass, low pass, and notch)
- Amplifiers (up to four, with selectable gain to 48x)
- Instrumentation amplifiers (up to two, with selectable gain to 93x)
- Comparators (up to four, with 16 selectable thresholds)
- DACs (up to four, with 6- to 9-bit resolution)
- Multiplying DACs (up to four, with 6- to 9-bit resolution)
- High current output drivers (four with 30 mA drive as a core resource)
- 1.3-V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in the following figure.

Figure 3. Analog System Block Diagram





Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.

- The I²C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced power-on reset (POR) circuit eliminates the need for a system supervisor.
- An internal 1.3-V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2-V battery cell, providing a low cost boost converter.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in Table 1.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 ^[4]	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 ^[4]	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 ^[4]	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 ^[4]	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 ^[4]	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 ^[4, 5]	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 ^[4, 5]	up to 2 K	up to 32 K

Table 1. PSoC Device Characteristics

Notes

4. Limited analog functionality.

5. Two analog blocks and one CapSense[®].



Development Tools

PSoC Designer[™] is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I²C slaves and masters
 Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Pinouts


The CY8C27x43 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, V_{DD} , SMP, and XRES are not capable of Digital I/O.

8-pin Part Pinout

Table 2. Pin Definitions – 8-pin PDIP

Pin	Ту	ре	Pin	Description		
No.	Digital	Analog	Name	Description		
1	I/O	I/O	P0[5]	Analog column mux input and column output		
2	I/O	I/O	P0[3]	Analog column mux input and column output		
3	I/O		P1[1]	Crystal Input (XTALin), I ² C serial clock (SCL), ISSP-SCLK ^[6]		
4	Po	wer	Vss	Ground connection.		
5	I/O		P1[0]	Crystal output (XTALout), I ² C serial data (SDA), ISSP-SDATA ^[6]		
6	I/O	I/O	P0[2]	Analog column mux input and column output		
7	I/O	I/O	P0[4]	Analog column mux input and column output		
8	Po	wer	V _{DD}	Supply voltage		
LEGE	LEGEND : A – Analog I – Input and Ω – Output					

Figure 4. CY8C27143 8-pin PSoC Device



LEGEND: A = Analog, I = Input, and O = Output.

20-pin Part Pinout

Table 3. Pin Definitions – 20-pin SSOP, SOIC

Pin	Туре		Pin	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	I	P0[1]	Analog column mux input
5	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required
6	I/O		P1[7]	I ² C Serial Clock (SCL)
7	I/O		P1[5]	I ² C Serial Data (SDA)
8	I/O		P1[3]	
9	I/O		P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[6]
10	Po	wer	Vss	Ground connection.
11	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[6]
12	I/O		P1[2]	
13	I/O		P1[4]	Optional external clock input (EXTCLK)
14	I/O		P1[6]	
15	In	out	XRES	Active high external reset with internal pull down
16	I/O	I	P0[0]	Analog column mux input
17	I/O	I/O	P0[2]	Analog column mux input and column output
18	I/O	I/O	P0[4]	Analog column mux input and column output
19	I/O	I	P0[6]	Analog column mux input
20	Power		V_{DD}	Supply voltage

Figure 5. CY8C27243 20-pin PSoC Device


LEGEND: A = Analog, I = Input, and O = Output.

Note



Table 4. Pin Definitions – 28-pin PDIP, SSOP, SOIC

Pin No.	Туре		Pin	Description
PIN NO.	Digital	Analog	Name	Description
1	I/O	Ι	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	I	P0[1]	Analog column mux input
5	I/O		P2[7]	
6	I/O		P2[5]	
7	I/O	Ι	P2[3]	Direct switched capacitor block input
8	I/O	Ι	P2[1]	Direct switched capacitor block input
9	Pov	wer	SMP	Switch mode pump (SMP) connection to external components required
10	I/O		P1[7]	I ² C SCL
11	I/O		P1[5]	I ² C SDA
12	I/O		P1[3]	
13	I/O		P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[7]
14	Pov	wer	Vss	Ground connection.
15	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[7]
16	I/O		P1[2]	
17	I/O		P1[4]	Optional external clock input (EXTCLK)
18	I/O		P1[6]	
19	Inp	out	XRES	Active high external reset with internal pull down
20	I/O	Ι	P2[0]	Direct switched capacitor block input
21	I/O	I	P2[2]	Direct switched capacitor block input
22	I/O		P2[4]	External analog ground (AGND)
23	I/O		P2[6]	External voltage reference (V _{REF})
24	I/O	I	P0[0]	Analog column mux input
25	I/O	I/O	P0[2]	Analog column mux input and column output
26	I/O	I/O	P0[4]	Analog column mux input and column output
27	I/O	I	P0[6]	Analog column mux input
28	Pov	wer	V _{DD}	Supply voltage





LEGEND: A = Analog, I = Input, and O = Output.



Table 5. Pin Definitions – 44-pin TQFP

Pin	Ту	Туре		Description				
No.	Digital	Analog	Pin Name	Description				
1	I/O		P2[5]					
2	I/O	Ι	P2[3]	Direct switched capacitor block input				
3	I/O	I	P2[1]	Direct switched capacitor block input				
4	I/O		P4[7]					
5	I/O		P4[5]					
6	I/O		P4[3]					
7	I/O		P4[1]					
8	Pov	wer	SMP	SMP connection to external components required				
9	I/O		P3[7]					
10	I/O		P3[5]					
11	I/O		P3[3]					
12	I/O		P3[1]					
13	I/O		P1[7]	I ² C SCL				
14	I/O		P1[5]	I ² C SDA				
15	I/O		P1[3]					
16	I/O		P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[8]				
17	Po	wer	Vss	Ground connection.				
18	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[8]				
19	I/O		P1[2]					
20	I/O		P1[4]	Optional external clock input (EXTCLK)				
21	I/O		P1[6]					
22	I/O		P3[0]					
23	I/O		P3[2]					
24	I/O		P3[4]					
25	I/O		P3[6]					
26	Inp	out	XRES	Active high external reset with internal pull down				
27	I/O		P4[0]					
28	I/O		P4[2]					
29	I/O		P4[4]					
30	I/O		P4[6]					
31	I/O	I	P2[0]	Direct switched capacitor block input				
32	I/O	1	P2[2]	Direct switched capacitor block input				
33	I/O		P2[4]	External Analog Ground (AGND)				
34	I/O		P2[6]	External Voltage Reference (VRef)				
35	I/O	1	P0[0]	Analog column mux input				
36	I/O	I/O	P0[2]	Analog column mux input and column output				
37	I/O	I/O	P0[4]	Analog column mux input and column output				
38	I/O	I	P0[6]	Analog column mux input				
39	Pov	wer	V _{DD}	Supply voltage				
40	I/O	I	P0[7]	Analog column mux input				
41	I/O	I/O	P0[5]	Analog column mux input and column output				
42	I/O	I/O	P0[3]	Analog column mux input and column output				
43	I/O	1	P0[1]	Analog column mux input				
44	I/O		P2[7]	- '				
	END: $A = Analog I = Input and O = Output$							





LEGEND: A = Analog, I = Input, and O = Output.

Note



Table 6. Pin Definitions – 48-pin Part Pinout (SSOP)

Dim	Tv	pe	Dim	
Pin No.	Digital	Analog	Pin Name	Description
1	I/O	Analog	P0[7]	Analog column mux input
2	1/O 1/O	I/O	P0[7]	Analog column mux input and column output
3	1/O	1/O	P0[3]	Analog column mux input and column output
4	1/O	1/0	P0[1]	Analog column mux input
5	1/O	1	P2[7]	
6	1/O 1/O		P2[7]	
0 7	1/O 1/O	1	P2[3]	Direct switched capacitor block input
8	1/O 1/O	1	P2[3]	Direct switched capacitor block input
9	1/O	1	P4[7]	Direct switched capacitor block input
10	1/O		P4[5]	
10	1/O		P4[3]	
12	1/0		P4[1]	
12		wer	SMP	SMP connection to external components
15	FU	wei	SIVIE	required
14	I/O		P3[7]	
15	I/O		P3[5]	
16	I/O		P3[3]	
17	I/O		P3[1]	
18	I/O		P5[3]	
19	I/O		P5[1]	
20	I/O		P1[7]	I ² C SCL
21	I/O		P1[5]	I ² C SDA
22	I/O		P1[3]	
23	I/O		P1[1]	Crystal Input (XTALin), I ² C SCL, ISSP-SCLK ^[9]
24	Po	wer	Vss	Ground connection
25	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA. ^[9]
26	I/O		P1[2]	
27	I/O		P1[4]	Optional external clock input (EXTCLK)
28	I/O		P1[6]	
29	I/O		P5[0]	
30	I/O		P5[2]	
31	I/O		P3[0]	
32	I/O		P3[2]	
33	I/O		P3[4]	
34	I/O		P3[6]	
35	In	put	XRES	Active high external reset with internal pull down
36	I/O		P4[0]	
37	I/O		P4[2]	
38	I/O		P4[4]	
39	I/O		P4[6]	
40	I/O	I	P2[0]	Direct switched capacitor block input
41	I/O	I	P2[2]	Direct switched capacitor block input
42	I/O		P2[4]	External analog ground (AGND)
43	I/O		P2[6]	External voltage reference (VRef)
44	I/O	I	P0[0]	Analog column mux input
45	I/O	I/O	P0[2]	Analog column mux input and column output
46	I/O	I/O	P0[4]	Analog column mux input and column output
47	I/O	Ι	P0[6]	Analog column mux input
48	Po	wer	V _{DD}	Supply voltage
L				

Figure 8. CY8C27643 48-pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.


Note



No. Digital Analog Name Description 1 1/0 I P2[3] Direct switched capacitor block input 2 1/0 I P2[1] Direct switched capacitor block input 4 1/0 P4[7] Direct switched capacitor block input 5 1/0 P4[3] Incomposition to external components 6 1/0 P4[3] Incomposition to external components 7 Power SMP SMP connection to external components 8 1/0 P3[7] Particle Particle 9 1/0 P3[3] Incomponents Particle 11 1/0 P3[3] Incomponents Particle 12 1/0 P5[3] Incomponents Particle 13 1/0 P1[7] 1/2 CSL Incomponents 14 1/0 P1[3] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ⁽¹¹⁾ 18 Power Vss Ground connection. 19 1/0 P1[2] Cr	Pin	Tv	pe	Pin	,
2 I/O I P2[1] Direct switched capacitor block input 3 I/O P4[7]		-	-		Description
3 I/O P4[7] 4 I/O P4[7] 5 I/O P4[3] 6 I/O P4[1] 7 Power SMP SMP connection to external components required 8 I/O P3[7] Power SMP 9 I/O P3[3] Power P3[3] 11 I/O P3[3] Power P5[3] 12 I/O P5[3] Power P5[1] 14 I/O P4[1] Power P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[3] I ² C SCL 16 I/O P1[3] I ² C SCL 17 I/O P1[1] Crystal uiput (XTALin), I ² C SCL, ISSP-SDATA ¹¹¹ 18 Power Vss Ground connection. 19 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[4] Optional external clock input (EXTCLK) 23 I/O	1	I/O	1	P2[3]	Direct switched capacitor block input
4 I/O P4[5] 5 I/O P4[3] 6 I/O P4[1] 7 Power SMP SMP connection to external components required 8 I/O P3[7] Paurited 9 I/O P3[3] Paurited 10 I/O P3[3] Paurited 11 I/O P3[3] Paurited 12 I/O P5[3] Paurited 13 I/O P5[1] Paurited 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] Crystal input, (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SCLK ^[11] 20 I/O P1[2] P1[2] P1[2] 21 I/O P5[2] P2[2] P2[2] 22 I/O P3[4] P3[4] P3[4] 23 I/O P3[4] P3[6] P3[4	2	I/O	I	P2[1]	Direct switched capacitor block input
5 I/O P4[3] 6 I/O P4[1] 7 Power SMP SMP connection to external components required 8 I/O P3[7] Power SMP 9 I/O P3[3] Power P3[3] 10 I/O P3[3] Power P3[3] 11 I/O P3[3] Power P5[3] 12 I/O P5[3] Power P1[5] 14 I/O P1[7] I ² C SCL 15 I/O P1[3] Power P1[3] 17 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ¹¹¹ 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALou), I ² C SDA, ISSP-SDATA ¹¹¹ 20 I/O P1[2] P1[4] Optional external clock input (EXTCLK) 21 I/O P1[6] P1[6] P1[6] 23 I/O P3[7] P3[7] P3[7]	3	I/O		P4[7]	
Image: Power P4(1) 7 Power SMP SMP connection to external components required 9 I/O P3(5)	4	I/O		P4[5]	
Power SMP SMP connection to external components required 8 I/O P3[7]	5	I/O		P4[3]	
required 8 I/O P3[7] 9 I/O P3[6] 10 I/O P3[1] 11 I/O P3[3] 11 I/O P5[3] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] 15 I/O P1[7] 16 I/O P1[7] 17 I/O P1[1] 18 Power Vss 6round connection. 11 19 I/O P1[1] 10 P1[2] 21 I/O P1[2] 22 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P3[2] 23 I/O P3[2] 24 I/O P3[2] 25 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external res	6	I/O		P4[1]	
9 I/O P3[5] 10 I/O P3[3] 11 I/O P3[3] 11 I/O P3[3] 11 I/O P3[3] 12 I/O P5[1] 13 I/O P1[7] I²C SCL 15 I/O P1[5] I²C SDA 16 I/O P1[3] Crystal input (XTALin), I²C SCL, ISSP-SCLK ¹¹¹ 17 I/O P1[1] Crystal output (XTALout), I²C SDA, ISSP-SDATA ¹¹] 18 Power Vss Ground connection. 19 I/O P1[2] Crystal output (XTALout), I²C SDA, ISSP-SDATA ¹¹] 20 I/O P1[2] Crystal output (XTALout), I²C SDA, ISSP-SDATA ¹¹] 21 I/O P1[2] Crystal output (XTALout), I²C SDA, ISSP-SDATA ¹¹] 22 I/O P1[4] Optional external clock input (EXTCLK) 23 I/O P3[6] Crystal output (XTALout), I²C SDA, ISSP-SDA IA ¹¹] 24 I/O P5[2] Crystal output (XTALout), I²C SDA, ISSP-SDA IA ¹¹]	7	Po	wer	SMP	
10 I/O P3[3] 11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I²C SCL 15 I/O P1[7] I²C SCL 15 I/O P1[1] Crystal input (XTALin), I²C SCL, ISSP-SCLK ^[11] 17 I/O P1[1] Crystal output (XTALin), I²C SDA, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[2] 21 I/O P1[2] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[2] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[6]	8	I/O		P3[7]	
11 I/O P3[1] 12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 17 I/O P1[1] Crystal output (XTALin), I ² C SDA, ISSP-SDATA ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 22 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 23 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 24 I/O P5[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 25 I/O P3[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 26 I/O P3[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 26	9	I/O		P3[5]	
12 I/O P5[3] 13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] Trice SDA 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 17 I/O P1[1] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 18 Power Vss Ground connection. 19 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 22 I/O P1[6] Crystal output (XTALin), I ² C SDA, ISSP-SDATA ^[11] 23 I/O P5[0] Crystal output (XTALin), I ² C SDA, ISSP-SDATA ^[11] 24 I/O P5[2] Crystal output (XTALin), I ² C SDA, ISSP-SDATA ^[11] 25 I/O P3[4] Crystal output (XTALin), I ² C SDA, ISSP-SDATA ^[11] 26 I/O P3[4] Crystal output (XTALin), I ² C SDA, ISSP, ISSP, ISSPATA ^[11]	10	I/O		P3[3]	
13 I/O P5[1] 14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 22 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 23 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 24 I/O P1[7] Qptional external clock input (EXTCLK) 25 I/O P3[0] Control (EXTCLK) 26 I/O P3[4] Control (EXTCLK) 27 I/O P3[4] Control (EXTCLK) 28 I/O P3[6] Control (EXTCLK) 29 Input XRES Active high external reset with internal pull down 30 I/O P	11	I/O		P3[1]	
14 I/O P1[7] I ² C SCL 15 I/O P1[5] I ² C SDA 16 I/O P1[3] 17 I/O P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] 21 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[4] 33 I/O P4[2] 34 I/O P4[2] 35 I/O I P	12	I/O		P5[3]	
15 I/O P1[5] I ² C SDA 16 I/O P1[3] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 17 I/O P1[1] Crystal output (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 21 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 22 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 23 I/O P1[6] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 24 I/O P5[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 25 I/O P3[0] Crostal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 28 I/O P3[4] Crystal output (XTRS 30 I/O P4[0] Crystal output (XTRS 31 I/O P4[0] Crystal output (XTRS 32 I/O P4[6] <td>13</td> <td>I/O</td> <td></td> <td>P5[1]</td> <td></td>	13	I/O		P5[1]	
16I/OP1[3]17I/OP1[1]Crystal input (XTALin), I ² C SCL, ISSP-SCLK ¹¹¹]18PowerVssGround connection.19I/OP1[0]Crystal output (XTALout), I ² C SDA, ISSP-SDATA ¹¹¹]20I/OP1[2]21I/OP1[6]23I/OP5[0]24I/OP5[2]25I/OP3[2]26I/OP3[2]27I/OP3[6]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[6]31I/OP4[6]34I/OP4[6]35I/OP4[6]34I/OP2[2]25I/OP4[6]33I/OP4[6]34I/OP2[0]Direct switched capacitor block input35I/OP2[6]External analog ground (AGND)37I/OP2[6]38I/OI9I/O9I/O9I/O9I/O9I/O9I/O9P2[6]24Analog column mux input35I/O10P2[6]25Analog column mux input36I/O9I/O9I/O9I/O9I/O9I/O9I/O <td>14</td> <td>I/O</td> <td></td> <td>P1[7]</td> <td>I²C SCL</td>	14	I/O		P1[7]	I ² C SCL
17 1/0 P1[1] Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11] 18 Power Vss Ground connection. 19 1/0 P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 1/0 P1[2] 21 1/0 P1[4] Optional external clock input (EXTCLK) 22 1/0 P1[6] 23 1/0 P5[0] 24 1/0 P5[2] 25 1/0 P3[0] 26 1/0 P3[2] 27 1/0 P3[4] 28 1/0 P3[6] 29 Input XRES Active high external reset with internal pull down 30 1/0 P4[0] 31 1/0 P4[2] 32 1/0 P4[6] 33 1/0 P2[2] Direct switched capacitor block input 35 1/0 1 <td< td=""><td>15</td><td>I/O</td><td></td><td>P1[5]</td><td>I²C SDA</td></td<>	15	I/O		P1[5]	I ² C SDA
18PowerVssGround connection.19I/OP1[0]Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20I/OP1[2]21I/OP1[4]Optional external clock input (EXTCLK)22I/OP1[6]23I/OP5[0]24I/OP5[2]25I/OP3[2]26I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[6]31I/OP4[4]33I/OP4[6]34I/OP2[2]35I/OP2[4]36I/OP2[4]37I/OP2[6]38I/OI39I/OI/O10P0[2]Analog column mux input39I/OI40I/OI41I/OI42Power43I/OI44I/OI45I/OI46I/OI47I/O47I/O	16	I/O		P1[3]	
19 I/O P1[0] Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11] 20 I/O P1[2] 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] P1[6] 23 I/O P5[0] P1[6] 24 I/O P5[2] P1[6] 25 I/O P3[0] P3[2] 26 I/O P3[4] P3[6] 28 I/O P3[6] P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] P4[2] 31 I/O P4[4] P4[3] 33 I/O P4[6] P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 35 I/O I P2[6] External analog ground (AGND) 37 I/O P2[6] Analog column	17	I/O		P1[1]	Crystal input (XTALin), I ² C SCL, ISSP-SCLK ^[11]
20 I/O P1[2] 21 I/O P1[4] Optional external clock input (EXTCLK) 22 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[6] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[2] Direct switched capacitor block input 35 I/O I P2[6] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog colum	18	Po	wer	Vss	
21I/OP1[4]Optional external clock input (EXTCLK)22I/OP1[6]23I/OP5[0]24I/OP5[2]25I/OP3[0]26I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OI35I/OP2[2]36I/OP2[2]37I/OP2[6]38I/OI99I100P2[4]210External analog ground (AGND)37I/OP2[6]38I/OI90I/O91I/O91I/O92I93I/O94I94I/O94I95I/O94I94I/O95I95I/O96Analog column mux input40I/O10I95I/O94I94I/O95Analog column mux input40I/O96Analog column mux input41I/O42Power43I/O44I/O45I/O46	19	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[11]
22 I/O P1[6] 23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[2] 32 I/O P4[6] 34 I/O P4[2] 35 I/O P2[2] Direct switched capacitor block input 35 I/O P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] Station I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input analog column output 40 I/O P0[6] <tr< td=""><td>20</td><td>I/O</td><td></td><td>P1[2]</td><td></td></tr<>	20	I/O		P1[2]	
23 I/O P5[0] 24 I/O P5[2] 25 I/O P3[0] 26 I/O P3[2] 27 I/O P3[4] 28 I/O P3[6] 29 Input XRES Active high external reset with internal pull down 30 I/O P4[0] 31 I/O P4[4] 32 I/O P4[6] 33 I/O P4[6] 34 I/O I 35 I/O I 36 I/O P2[6] 37 I/O P2[6] 38 I/O I 29 I/O P2[4] 20 Direct switched capacitor block input 35 I/O I 36 I/O P2[6] 27 I/O P2[6] 38 I/O I 910 I/O P0[2] 29 Power	21	I/O		P1[4]	Optional external clock input (EXTCLK)
24I/OP5[2]25I/OP3[0]26I/OP3[2]27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[4]32I/OP4[6]33I/OP4[6]34I/OI35I/OI36I/OP2[1]37I/OP2[6]38I/OI92[6]External voltage reference (V _{REF})38I/OI91I/OP0[2]39I/OI91I/OP0[4]40I/OI92[6]Analog column mux input39I/OI91I/OP0[6]41I/OI42PowerV _{DD} Supply voltage43I/OI44I/OI/O45I/OP0[3]46I/OI47I/OP2[7]	22	I/O		P1[6]	
25I/OP3[0]26I/OP3[2]27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OI35I/OP2[2]Direct switched capacitor block input36I/OP2[4]27I/OP2[6]38I/OI9I/OI9I/OP0[0]Analog column mux input39I/OI40I/OI9I/OP0[6]Analog column mux input and column output41I/OI42PowerVDSupply voltage43I/OI44I/OI/O45I/OP0[3]Analog column mux input and column output45I/O46I/O47I/O47I/O47	23	I/O		P5[0]	
26I/OP3[2]27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OI35I/OP2[2]Direct switched capacitor block input36I/OP2[4]27External analog ground (AGND)37I/OP2[6]38I/OI9I/OP0[2]Analog column mux input40I/OI9I/OP0[4]41I/OI42PowerVDDSupply voltage43I/OI44I/OI/O45I/OP0[3]Analog column mux input44I/O1/OP0[3]Analog column mux input and column output44I/O47I/O47I/O47I/O47	24	I/O		P5[2]	
27I/OP3[4]28I/OP3[6]29InputXRESActive high external reset with internal pull down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OI36I/OP2[4]37I/OP2[6]38I/OI90Analog column mux input39I/OI91I/OP0[2]41I/OI92PowerVD93I/OI94I/OP0[6]95Analog column mux input and column output41I/OI42PowerVD96Supply voltage43I/OI44I/OI/O96Analog column mux input45I/OI46I/OI47I/OP2[7]	25	I/O		P3[0]	
Image Image <th< td=""><td>26</td><td>I/O</td><td></td><td>P3[2]</td><td></td></th<>	26	I/O		P3[2]	
29 Input XRES Active high external reset with internal pull down 30 I/O P4[0]	27			P3[4]	
and the second down30I/OP4[0]31I/OP4[2]32I/OP4[4]33I/OP4[6]34I/OIP2[0]Direct switched capacitor block input35I/OI36I/OP2[4]37I/OP2[6]8I/OI90IP0[0]Analog column mux input39I/OI/O91I/OP0[2]41I/OI/O42PowerVD43I/OI44I/OI/O45I/OP0[3]Analog column mux input46I/O1/OP0[3]Analog column mux input and column output47I/O47I/O47I/O	28	I/O		P3[6]	
31 I/O P4[2] 32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[0] 35 I/O I P2[2] 36 I/O I P2[2] 37 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input 46 I/	29	Inj	put	XRES	
32 I/O P4[4] 33 I/O P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input 45 I/O I P0[1] Analog column					
33 I/O P4[6] 34 I/O I P2[0] Direct switched capacitor block input 35 I/O I P2[2] Direct switched capacitor block input 36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 <td< td=""><td>-</td><td></td><td></td><td></td><td></td></td<>	-				
34I/OIP2[0]Direct switched capacitor block input35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[4]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[5]Analog column mux input and column output45I/OI/OP0[3]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]	-				
35I/OIP2[2]Direct switched capacitor block input36I/OP2[4]External analog ground (AGND)37I/OP2[6]External voltage reference (V_{REF})38I/OIP0[0]Analog column mux input39I/OI/OP0[2]Analog column mux input and column output40I/OI/OP0[4]Analog column mux input and column output41I/OIP0[6]Analog column mux input42PowerV_DDSupply voltage43I/OIP0[7]Analog column mux input44I/OI/OP0[5]Analog column mux input45I/OI/OP0[3]Analog column mux input and column output46I/OIP0[1]Analog column mux input47I/OP2[7]					
36 I/O P2[4] External analog ground (AGND) 37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input and column output 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]	-				
37 I/O P2[6] External voltage reference (V _{REF}) 38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input and column output 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input 45 I/O I/O P0[3] Analog column mux input 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]			I		
38 I/O I P0[0] Analog column mux input 39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]		., 2			
39 I/O I/O P0[2] Analog column mux input and column output 40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]	37	I/O		P2[6]	External voltage reference (V _{REF})
40 I/O I/O P0[4] Analog column mux input and column output 41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7] P0[1]					
41 I/O I P0[6] Analog column mux input 42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]					
42 Power V _{DD} Supply voltage 43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]					5
43 I/O I P0[7] Analog column mux input 44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]					о I
44 I/O I/O P0[5] Analog column mux input and column output 45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7]			wer		
45 I/O I/O P0[3] Analog column mux input and column output 46 I/O I P0[1] Analog column mux input 47 I/O P2[7] Image: Column mux input					•
46 I/O I P0[1] Analog column mux input 47 I/O P2[7]					Analog column mux input and column output
47 I/O P2[7]					Analog column mux input and column output
			I		Analog column mux input
48 I/O P2[5]					
	48	I/O		P2[5]	

Table 7. Pin Definitions – 48-pin Part Pinout (QFN)

Figure 9. CY8C27643 48-pin PSoC Device^[10]



LEGEND: A = Analog, I = Input, and O = Output.

Notes

The QFN package has a center pad that must be connected to ground (Vss).
 These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Technical Reference Manual for details.



The 56-pin SSOP part is for the CY8C27002 On-Chip Debug (OCD) PSoC device. **Note** This part is only used for in-circuit debugging. It is NOT available for production.

Table 8. Pin Definitions – 56-pin Part Pinout (SSOP)

Pin	T	/pe	Pin	-
No.	Digital	Analog	Name	Description
1			NC	No connection. Pin must be left floating
2	I/O	I	P0[7]	Analog column mux input
3	I/O	I	P0[5]	Analog column mux input and column output
4	I/O	I	P0[3]	Analog column mux input and column output
5	I/O	I	P0[1]	Analog column mux input
6	I/O		P2[7]	
7	I/O		P2[5]	
8	I/O	I	P2[3]	Direct switched capacitor block input
9	I/O	I	P2[1]	Direct switched capacitor block input
10	I/O		P4[7]	
11	I/O		P4[5]	
12	I/O	I	P4[3]	
13	I/O	I	P4[1]	
14	OCD		OCDE	OCD even data I/O
15	OCD		OCDO	OCD odd data output
16	Po	ower	SMP	SMP connection to required external components
17	I/O		P3[7]	
18	I/O		P3[5]	
19	I/O		P3[3]	
20	I/O		P3[1]	
21	I/O		P5[3]	
22	I/O		P5[1]	
23	I/O		P1[7]	I ² C SCL
24	I/O		P1[5]	I ² C SDA
25			NC	No connection. Pin must be left floating
26	I/O		P1[3]	
27	I/O		P1[1]	Crystal Input (XTALin), I ² C SCL, ISSP-SCLK ^[12]
28	Po	wer	V _{DD}	Supply voltage
29			NC	No connection. Pin must be left floating
30			NC	No connection. Pin must be left floating
31	I/O		P1[0]	Crystal output (XTALout), I ² C SDA, ISSP-SDATA ^[12]
32	I/O		P1[2]	
33	I/O		P1[4]	Optional external clock input (EXTCLK)
34	I/O		P1[6]	
35	I/O		P5[0]	
36	I/O		P5[2]	
37	I/O		P3[0]	
38	I/O	1	P3[2]	
39	I/O		P3[4]	
40	I/O		P3[6]	
		1	-	ı]

r	-			
NC 🗖	0 1		56	V _{DD}
AI, P0[7]	2		55 -	P0[6], AI
AIO, P0[5]			54	P0[4], AIO
AIO, P0[3]			53	P0[2], AIO
AI, P0[1]	5		52	P0[0], AI
P2[7] 🗖	6		51	P2[6], External VRef
P2[5] 🗖	7		50	
AI, P2[3]	8		49 🗖	P2[2], AI
AI, P2[1]	9		48 🗖	P2[0], AI
P4[7] =			47 🗖	P4[6]
P4[5] =			46 🗖	P4[4]
P4[3]	12		45 🗖	P4[2]
P4[1] =	13		44 🗖	P4[0]
OCDE	14	SSOP	43 🗖	CCLK
OCDO =	15		42 🗖	HCLK
SMP =	16		41 🗖	XRES
P3[7] 🗖			40	P3[6]
P3[5] 🗖			39 🗖	P3[4]
P3[3] 🖬			38 🗖	P3[2]
P3[1]			37 🗖	[.]
P5[3] =			36 🗖	P5[2]
P5[1]			35 =	1 0[0]
I2C SCL, P1[7]=			34	P1[6]
I2C SDA, P1[5]■			33 🗖	P1[4], EXTCLK
NC =	25		32	[=]
P1[3] =	26		31 -	1 1[0], X1712000, 120 0071, 0
SCLK, I2C SCL, XTALIn, P1[27		30	
V _{SS} =	28		29	NC

Figure 10. CY8C27002 56-pin PSoC Device

Not for Production

Note



Pin	Ту	/pe	Pin	Description					
No.	Digital	Analog	Name	Description					
42	OCD		HCLK	OCD high-speed clock output					
43	OCD		CCLK	OCD CPU clock output					
44	I/O		P4[0]						
45	I/O		P4[2]						
46	I/O		P4[4]						
47	I/O		P4[6]						
48	I/O	I	P2[0]	Direct switched capacitor block input					
49	I/O	I	P2[2]	Direct switched capacitor block input					
50	I/O		P2[4]	External Analog Ground (AGND)					
51	I/O		P2[6]	External Voltage Reference (VRef)					
52	I/O	I	P0[0]	Analog column mux input					
53	I/O	Ι	P0[2]	Analog column mux input and column output					
54	I/O	I	P0[4]	Analog column mux input and column output					
55	I/O	I	P0[6]	Analog column mux input					
56	Po	wer	V _{DD}	Supply voltage					
LECE		nolog I – In	-	utput and OCD - On Chin Dobug					

Table 8. Pin Definitions - 56-pin Part Pinout (SSOP) (continued)

LEGEND: A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.



Register Reference

This section lists the registers of the CY8C27x43 PSoC device. For detailed register information, see the PSoC Programmable System-on-Chip Technical Reference Manual.

Register Conventions

The register conventions specific to this section are listed in the following table.

Table 9. Register Conventions

Convention	Description					
R	Read register or bit(s)					
W	Write register or bit(s)					
L	Logical register or bit(s)					
С	Clearable register or bit(s)					
#	Access is bit specific					

Table 10. Register Map Bank 0 Table: User Space

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set, the user is in Bank 1.

 $\ensuremath{\textbf{Note}}$ In the following register mapping tables, blank fields are reserved and must not be accessed.

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRTODR	00	RW		40		ASC10CR0	80	RW		C0	-
PRT0IE	01	RW		41		ASC10CR1	81	RW		C1	
PRT0GS	02	RW		42		ASC10CR2	82	RW		C2	-
PRT0DM2	03	RW		43		ASC10CR3	83	RW		C3	-
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	1
PRT1IE	05	RW		45		ASD11CR1	85	RW		C5	
PRT1GS	06	RW		46		ASD11CR2	86	RW		C6	
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	1
PRT2DR	08	RW		48		ASC12CR0	88	RW		C8	1
PRT2IE	09	RW		49		ASC12CR1	89	RW		C9	1
PRT2GS	0A	RW		4A		ASC12CR2	8A	RW		CA	1
PRT2DM2	0B	RW	1	4B		ASC12CR3	8B	RW	Ī	СВ	1
PRT3DR	0C	RW		4C		ASD13CR0	8C	RW		CC	-
PRT3IE	0D	RW		4D		ASD13CR1	8D	RW		CD	-
PRT3GS	0E	RW		4E		ASD13CR2	8E	RW		CE	-
PRT3DM2	0F	RW		4F		ASD13CR3	8F	RW		CF	-
PRT4DR	10	RW		50		ASD20CR0	90	RW		D0	-
PRT4IE	11	RW		51		ASD20CR1	91	RW		D1	-
PRT4GS	12	RW		52		ASD20CR2	92	RW		D2	-
PRT4DM2	13	RW		53		ASD20CR3	93	RW		D3	-
PRT5DR	14	RW		54		ASC21CR0	94	RW		D4	+
PRT5IE	15	RW		55		ASC21CR1	95	RW		D5	-
PRT5GS	16	RW		56		ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW		57		ASC21CR3	97	RW	I2C_SCR	D7	#
	18			58		ASD22CR0	98	RW	I2C DR	D8	RW
	19			59		ASD22CR1	99	RW	I2C_MSCR	D9	#
	1A			5A		ASD22CR2	9A	RW	INT_CLR0	DA	RW
	1B			5B		ASD22CR3	9B	RW	INT_CLR1	DB	RW
	1C			5C		ASC23CR0	9C	RW	_	DC	-
	1D			5D		ASC23CR1	9D	RW	INT_CLR3	DD	RW
	1E			5E		ASC23CR2	9E	RW	INT_MSK3	DE	RW
	1F		1	5F	+	ASC23CR3	9F	RW		DF	+
DBB00DR0	20	#	AMX IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP CR0	64	#	1	A4	+	DEC DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#	-	A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW	-	A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67	-	-	A7		DEC_CR1	E7	RW
Blank fields are			he eccessed		1	# Access is bit s		1			

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
DCB02DR0	28	#		68			A8		MUL_X	E8	W
DCB02DR1	29	W		69			A9		MUL_Y	E9	W
DCB02DR2	2A	RW		6A			AA		MUL_DH	EA	R
DCB02CR0	2B	#		6B			AB		MUL_DL	EB	R
DCB03DR0	2C	#		6C			AC		ACC_DR1	EC	RW
DCB03DR1	2D	W		6D			AD		ACC_DR0	ED	RW
DCB03DR2	2E	RW		6E			AE		ACC_DR3	EE	RW
DCB03CR0	2F	#		6F			AF		ACC_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
DBB10DR1	31	W	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
DCB12CR0	3B	#	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13DR0	3C	#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13DR1	3D	W	ACB03CR0	7D	RW	RDI1RO0	BD	RW	1	FD	
DCB13DR2	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCB13CR0	3F	#	ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Table 10. Register Map Bank 0 Table: User Space (continued)

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Table 11. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48		ASC12CR0	88	RW		C8	
PRT2DM1	09	RW		49		ASC12CR1	89	RW		C9	
PRT2IC0	0A	RW		4A		ASC12CR2	8A	RW		CA	
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW		CB	
PRT3DM0	0C	RW		4C		ASD13CR0	ASD13CR0 8C			CC	
PRT3DM1	0D	RW		4D		ASD13CR1	8D	RW		CD	
PRT3IC0	0E	RW		4E		ASD13CR2	8E	RW		CE	
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	
PRT4DM0	10	RW		50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW		51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW		52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW		54		ASC21CR0	94	RW		D4	
PRT5DM1	15	RW		55		ASC21CR1	95	RW		D5	
PRT5IC0	16	RW		56		ASC21CR2	96	RW		D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
	18			58		ASD22CR0	98	RW		D8	
	19			59		ASD22CR1	99	RW		D9	
	1A			5A		ASD22CR2	9A	RW		DA	
	1B			5B		ASD22CR3	9B	RW		DB	
	1C			5C		ASC23CR0	9C	RW		DC	
	1D			5D		ASC23CR1	9D	RW	OSC_GO_EN	DD	RW



Table 11.	. Register Map Bank 1	Table: Configuration Space (continued)
-----------	-----------------------	--

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
	1E	0,		5E	0,	ASC23CR2	9E	RW	OSC_CR4	DE	RW
	1F			5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
1	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW	1	FB	
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW	1	FC	
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW	1	FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
1	3F		ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C27x43 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent datasheet by going to the web at http://www.cypress.com.

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications for devices running at greater than 12 MHz are valid for –40 °C \leq T_A \leq 70 °C and T_J \leq 82 °C.




Figure 11. Voltage versus CPU Frequency

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 12. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Unit	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is $+25$ °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	
^t вакетіме	Bake time	See package label	_	72	Hours	
T _A	Ambient temperature with power applied	-40	-	+85	°C	
V _{DD}	Supply voltage on V _{DD} relative to Vss	-0.5	-	+6.0	V	
V _{IO}	DC input voltage	Vss – 0.5	-	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tristate	Vss – 0.5	-	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	-	+50	mA	
I _{MAIO}	Maximum current into any port pin configured as analog driver	-50	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	_	-	V	Human body model ESD.
LU	Latch-up current	_	_	200	mA	



Operating Temperature

Table 13. Operating Temperature

Symbol	Description	Min	Тур	Max	Unit	Notes
T _A	Ambient temperature	-40	-	+85	°C	
Тј	Junction temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 50. The user must limit the power consumption to comply with this requirement.

DC Electrical Characteristics

DC Chip-Level Specifications

Table 14 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{DD}	Supply voltage	3.00	-	5.25	V	
I _{DD}	Supply current	Ι	5	8	mA	Conditions are V_{DD} = 5.0 V, T _A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I _{DD3}	Supply current	-	3.3	6.0	mA	Conditions are V_{DD} = 3.3 V, T _A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I _{SB}	Sleep (Mode) current with POR, LVD, sleep timer, and WDT. ^[13]	-	3	6.5	μA	Conditions are with internal slow speed oscillator, V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C.
I _{SBH}	Sleep (Mode) current with POR, LVD, sleep timer, and WDT at high temperature. ^[13]	_	4	25	μΑ	Conditions are with internal slow speed oscillator, V_{DD} = 3.3 V, 55 °C < T _A \leq 85 °C.
I _{SBXTL}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal. ^[13]	-	4	7.5	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C.
I _{SBXTLH}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. ^[13]	_	5	26	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C.
V _{REF}	Reference voltage (Bandgap) for Silicon A [14]	1.275	1.300	1.325	V	Trimmed for appropriate V _{DD} .
V _{REF}	Reference voltage (Bandgap) for Silicon B ^[14]	1.280	1.300	1.320	V	Trimmed for appropriate V _{DD} .

Notes

14. Refer to the Ordering Information on page 53.

^{13.} Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



DC GPIO Specifications

Table 15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and -40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 15. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	
V _{OH}	High output level	V _{DD} – 1.0	-	-	V	$I_{OH} = 10$ mA, $V_{DD} = 4.75$ to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
V _{OL}	Low output level	-	-	0.75	V	$I_{OL} = 25 \text{ mA}, V_{DD} = 4.75 \text{ to } 5.25 \text{ V} (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).$
I _{OH}	High-level source current	10	-	-	mA	$V_{OH} = V_{DD} - 1.0$ V, see the limitations of the total current in the note for V_{OH}
I _{OL}	Low-level sink current	25	-	-	mA	V_{OL} = 0.75 V, see the limitations of the total current in the note for V_{OL}
V _{IL}	Input low level	-	-	0.8	V	V _{DD} = 3.0 to 5.25
V _{IH}	Input high level	2.1	-		V	V _{DD} = 3.0 to 5.25
V _H	Input hysterisis	-	60	-	mV	
IIL	Input leakage (absolute value)	-	1	_	nA	Gross tested to 1 µA.
C _{IN}	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent. Temp = 25 °C.
C _{OUT}	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent. Temp = 25 °C.

DC Operational Amplifier Specifications

Table 16 and Table 17 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The operational amplifier is a component of both the analog continuous time PSoC blocks and the analog switched cap PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{osoa}	Input offset voltage (absolute value) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	1.6 1.6 1.6 1.6 1.6 1.6	10 10 10 10 10 10	mV mV mV mV mV mV	
TCV _{OSOA}	Average input offset voltage drift	-	4	20	µV/∘C	
I _{EBOA}	Input leakage current (port 0 analog pins)	_	20	_	pА	Gross tested to 1 µA.
CINOA	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 $^{\circ}$ C
V _{CMOA}	Common mode voltage range	0	-	V _{DD}	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
	Common mode voltage range (high power or high Opamp bias)	0.5	-	V _{DD} – 0.5	V	



Table 16. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
CMRR _{OA}	Common mode rejection ratio Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 60	_ _ _		dB dB dB	Specification is applicable at both High and Low opamp bias.
G _{OLOA}	Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 80	_ _ _		dB dB dB	Specification is applicable at High opamp bias. For Low opamp bias mode, minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.5$	_ _ _		V V V	
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	_ _ _	_ _ _	0.2 0.2 0.5	V V V	
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply voltage rejection ratio	60	-	-	dB	$Vss \leq V_{IN} \leq (V_{DD} - 2.25)$ or $(V_{DD} - 1.25~V) \leq V_{IN} \leq V_{DD}.$

Table 17. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = Iow, Opamp bias = Iow Power = Iow, Opamp bias = high Power = medium, Opamp bias = Iow Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - - -	1.4 1.4 1.4 1.4 1.4 1.4	10 10 10 10 10 -	mV mV mV mV mV mV	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation.
TCV _{OSOA}	Average input offset voltage drift	-	7	40	µV/°C	
I _{EBOA}	Input leakage current (port 0 analog pins)	-	20	-	pА	Gross tested to 1µA.
C _{INOA}	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V _{CMOA}	Common mode voltage range	0.2	_	V _{DD} – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMRR _{OA}	Common mode rejection ratio Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	50 50 50	_ _ _	- - -	dB dB dB	Specification is applicable at Low opamp bias. For High bias mode (except High Power, High opamp bias), minimum is 60 dB.
G _{OLOA}	Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80	_ _ _	- - -	dB dB dB	Specification is applicable at Low opamp bias. For High opamp bias mode (except High Power, High opamp bias), minimum is 60 dB.



Table 17. 3.3-V DC Operational Amplifier Specifications (continued)

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$	- - -	- - -	V V V	Power = high, Opamp bias = high setting is not allowed for 3.3 V V_{DD} operation.
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	- - -	-	0.2 0.2 0.2	V V V	Power = high, Opamp bias = high setting is not allowed for 3.3 V V_{DD} operation.
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 -	200 400 800 1600 3200 –	μΑ μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation.
PSRR _{OA}	Supply voltage rejection ratio	50	80	-	dB	$ \begin{array}{l} V_{SS} \leq V_{IN} \leq (V_{DD}-2.25) \text{ or} \\ (V_{DD}-1.25 \text{ V}) \leq V_{IN} \leq V_{DD}. \end{array} $

DC Low-Power Comparator Specifications

Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 18. DC Low-Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Unit
V _{REFLPC}	Low-power comparator (LPC) reference voltage range	0.2	-	V _{DD} – 1	V
I _{SLPC}	LPC supply current	-	10	40	μΑ
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV

DC Analog Output Buffer Specifications

Table 19 and Table 20 on page 24 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 19. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OSOB}	Input offset voltage (absolute value) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high		3 3 3 3	19 19 19 19	mV mV mV mV	
TCV _{OSOB}	Average input offset voltage drift	-	5	30	µV/°C	
V _{CMOB}	Common-mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1 1		$\Omega \Omega$	
V _{OHIGHOB}	High output voltage swing (Load = 32 ohms to V _{DD} /2) Power = low Power = high	0.5 × V _{DD} + 1.3 0.5 × V _{DD} + 1.3			V V	
V _{OLOWOB}	Low output voltage swing (Load = $32 \text{ ohms to } V_{DD}/2$)	-	-	-		
	Power = low	-	-	0.5 × V _{DD} – 1.3	V	Ì
	Power = high	-	-	0.5 × V _{DD} – 1.3	V	



Table 19. 5-V DC Analog Output Buffer Specifications (continued)

Symbol	Description	Min	Тур	Max	Unit	Notes
I _{SOB}	Supply current including opamp bias cell (no load) Power = low Power = high		1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	60	64	-	dB	
I _{OMAX}	Maximum output current	-	40	-	mA	
CL	Load capacitance	_	-	200	pF	This specification applies to the external circuit driven by the analog output buffer.

Table 20. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OSOB}	Inputoffset voltage (absolute value) Power = Iow, Opamp bias = Iow Power = Iow, Opamp bias = high Power = high, Opamp bias = Iow Power = high, Opamp bias = high		3.2 3.2 6 6	20 20 25 25	mV mV mV mV	High power setting is not recommended.
TCV _{OSOB}	Average input offset voltage drift Power = low, Opamp bias = low Power = low, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high		9 9 12 12	55 55 70 70	μV/°C μV/°C μV/°C μV/°C	High power setting is not recommended.
V _{CMOB}	Common-mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1 1		$\Omega \Omega$	
V _{OHIGHOB}	High output voltage swing (load = 32 ohms to V _{DD} /2) Power = low Power = high	0.5 × V _{DD} + 1.0 0.5 × V _{DD} + 1.0			V V	
V _{OLOWOB}	Low output voltage swing (load = 32 ohms to V _{DD} /2) Power = low Power = high		-	0.5 × V _{DD} – 1.0 0.5 × V _{DD} – 1.0	V V	
I _{SOB}	Supply current including opamp bias cell (no load) Power = low Power = high	-	0.8 2.0	2 4.3	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	60	64	-	dB	
CL	Load capacitance	-	-	200	pF	This specification applies to the external circuit driven by the analog output buffer.




DC Switch Mode Pump Specifications

Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21.	DC Switch	Mode	Pump	(SMP)	S	pecifications
				···· /	-	

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{PUMP} 5 V	5 V output voltage	4.75	5.0	5.25	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 5.0 V.
V _{PUMP} 3 V	3 V output voltage	3.00	3.25	3.60	V	Configured as in Note 15. Average, neglecting ripple. SMP trip voltage is set to 3.25 V.
I _{PUMP}	Available output current $V_{BAT} = 1.5 V, V_{PUMP} = 3.25 V$ $V_{BAT} = 1.8 V, V_{PUMP} = 5.0 V$	8 5			mA mA	Configured as in Note 15. SMP trip voltage is set to 3.25 V. SMP trip voltage is set to 5.0 V.
V _{BAT} 5 V	Input voltage range from battery	1.8	-	5.0	V	Configured as in Note 15. SMP trip voltage is set to 5.0 V.
V _{BAT} 3 V	Input voltage range from battery	1.0	-	3.3	V	Configured as in Note 15. SMP trip voltage is set to 3.25 V.
VBATSTART	Minimum input voltage from battery to start pump	1.1	-	-	V	Configured as in Note 15.
ΔV_{PUMP_Line}	Line regulation (over V _{BAT} range)	-	5	_	%V _O	Configured as in Note 15. V_O is the " V_{DD} Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 25 on page 33.
ΔV_{PUMP_Load}	Load regulation	-	5	_	%V _O	Configured as in Note 15. V_O is the " V_{DD} Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 25 on page 33.
ΔV_{PUMP} Ripple	Output voltage ripple (depends on capacitor/load)	-	100	-	mVpp	Configured as in Note 15. Load is 5 mA.
E ₃	Efficiency	35	50	-	%	Configured as in Note 15. Load is 5 mA. SMP trip voltage is set to 3.25 V.
F _{PUMP}	Switching frequency	-	1.3	-	MHz	
DC _{PUMP}	Switching duty cycle	-	50	-	%	

Figure 12. Basic Switch Mode Pump Circuit





DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85°C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the analog continuous time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.228	V _{DD} /2 + 1.290	V _{DD} /2 + 1.352	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.078	$V_{DD}/2 - 0.007$	$V_{DD}/2 + 0.063$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.336	V _{DD} /2 – 1.295	V _{DD} /2 - 1.250	V
	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.224	V _{DD} /2 + 1.293	V _{DD} /2 + 1.356	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.056	V _{DD} /2 - 0.005	$V_{DD}/2 + 0.043$	V
0b000		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.338	V _{DD} /2 – 1.298	V _{DD} /2 – 1.255	V
00000	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.293	V _{DD} /2 + 1.356	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.057	V _{DD} /2 - 0.006	$V_{DD}/2 + 0.044$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.337	V _{DD} /2 – 1.298	V _{DD} /2-1.256	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.294	V _{DD} /2 + 1.359	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.047	V _{DD} /2-0.004	$V_{DD}/2 + 0.035$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.338	V _{DD} /2 - 1.299	V _{DD} /2 - 1.258	V

Table 22. 5-V DC Analog Reference Specifications



Table 22. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.085	P2[4] + P2[6] - 0.016	P2[4] + P2[6] + 0.044	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.010	P2[4] – P2[6] + 0.055	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.077	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.051	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
0b001		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4] – P2[6] + 0.039	V
10000	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.050	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.007	P2[4] + P2[6] + 0.054	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.002	P2[4] – P2[6] + 0.032	V
	RefPower = high	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.037	V _{DD} – 0.009	V _{DD}	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.061	$V_{DD}/2 - 0.006$	$V_{DD}/2 + 0.047$	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.007	V _{SS} + 0.028	V
	RefPower = high	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.039	V _{DD} – 0.006	V _{DD}	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.049	V _{DD} /2 - 0.005	$V_{DD}/2 + 0.036$	V
0b010		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.019	V
00010	RefPower = medium	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.037	V _{DD} – 0.007	V _{DD}	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.054$	V _{DD} /2 - 0.005	$V_{DD}/2 + 0.041$	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.042	V _{DD} – 0.005	V _{DD}	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.046	V _{DD} /2 - 0.004	$V_{DD}/2 + 0.034$	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.017	V



Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Unit
	RefPower = high	V _{REFHI}	Ref High	3 × Bandgap	3.788	3.891	3.986	V
	Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.500	2.604	3.699	V
		V _{REFLO}	Ref Low	Bandgap	1.257	1.306	1.359	V
	RefPower = high	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.893	3.982	V
	Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.518	2.602	2.692	V
0b011		V _{REFLO}	Ref Low	Bandgap	1.256	1.302	1.354	V
00011	RefPower = medium	V _{REFHI}	Ref High	3 × Bandgap	3.795	3.894	3.993	V
	Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.516	2.603	2.698	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.303	1.353	V
	RefPower = medium	V _{REFHI}	Ref High	3 × Bandgap	3.792	3.895	3.986	V
	Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.522	2.602	2.685	V
		V _{REFLO}	Ref Low	Bandgap	1.255	1.301	1.350	V
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.495 – P2[6]	2.586 – P2[6]	2.657 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.502	2.604	2.719	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.531 – P2[6]	2.611 – P2[6]	2.681 – P2[6]	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.500 – P2[6]	2.591 – P2[6]	2.662 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.519	2.602	2.693	V
0b100		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.530 – P2[6]	2.605 – P2[6]	2.666 – P2[6]	V
00100	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.503 – P2[6]	2.592 – P2[6]	2.662 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.517	2.603	2.698	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.529 – P2[6]	2.606 – P2[6]	2.665 – P2[6]	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 – P2[6]	2.594 – P2[6]	2.665 – P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.525	2.602	2.685	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.528 – P2[6]	2.603 – P2[6]	2.661 – P2[6]	V

Table 22. 5-V DC Analog Reference Specifications (continued)



Table 22. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.222	P2[4] + 1.290	P2[4] + 1.343	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.295	P2[4] - 1.254	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.226	P2[4] + 1.293	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
0b101		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] - 1.259	V
10100	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.227	P2[4] + 1.294	P2[4] + 1.347	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.228	P2[4] + 1.295	P2[4] + 1.349	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] - 1.332	P2[4] - 1.299	P2[4] - 1.260	V
	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.535	2.598	2.644	V
	Opamp bias = high	V _{AGND}	AGND	Bandgap	1.227	1.305	1.398	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.009	V _{SS} + 0.038	V
	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.530	2.598	2.643	V
	Opamp bias = low	V _{AGND}	AGND	Bandgap	1.244	1.303	1.370	V
0b110		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.024	V
00110	RefPower = medium	V _{REFHI}	Ref High	2 × Bandgap	2.532	2.598	2.644	V
	Opamp bias = high	V _{AGND}	AGND	Bandgap	1.239	1.304	1.380	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = medium	V _{REFHI}	Ref High	2 × Bandgap	2.528	2.598	2.645	V
	Opamp bias = low	V _{AGND}	AGND	Bandgap	1.249	1.302	1.362	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V
	RefPower = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.041	4.155	4.234	V
	Opamp bias = high	V _{AGND}	AGND	1.6 × Bandgap	1.998	2.083	2.183	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.010	V _{SS} + 0.038	V
	RefPower = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.153	4.236	V
	Opamp bias = low	V _{AGND}	AGND	1.6 × Bandgap	2.012	2.082	2.157	V
0b111		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
00111	RefPower = medium	V _{REFHI}	Ref High	3.2 × Bandgap	4.049	4.154	4.238	V
	Opamp bias = high	V _{AGND}	AGND	1.6 × Bandgap	2.008	2.083	2.165	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = medium	V _{REFHI}	Ref High	3.2 × Bandgap	4.047	4.154	4.238	V
	Opamp bias = low	V _{AGND}	AGND	1.6 × Bandgap	2.016	2.081	2.150	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V



Table 23. 3.3-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
		V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.225	V _{DD} /2 + 1.292	V _{DD} /2 + 1.361	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.067	V _{DD} /2 - 0.002	V _{DD} /2 + 0.063	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.35	V _{DD} /2 – 1.293	V _{DD} /2 – 1.210	V
		V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.218	V _{DD} /2 + 1.294	V _{DD} /2 + 1.370	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.038	V _{DD} /2 - 0.001	V _{DD} /2 + 0.035	V
0b000		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.329	V _{DD} /2 - 1.296	V _{DD} /2 – 1.259	V
00000		V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.221	V _{DD} /2 + 1.294	V _{DD} /2 + 1.366	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.050	V _{DD} /2 - 0.002	V _{DD} /2 + 0.046	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.331	V _{DD} /2 – 1.296	V _{DD} /2 – 1.260	V
		V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.295	V _{DD} /2 + 1.365	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.028	V _{DD} /2 - 0.001	V _{DD} /2 + 0.025	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 - 1.329	V _{DD} /2 – 1.297	V _{DD} /2 - 1.262	V
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.098	P2[4] + P2[6] - 0.018	P2[4] + P2[6] + 0.055	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.055	P2[4] – P2[6] + 0.013	P2[4] – P2[6] + 0.086	V
		V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.082	P2[4] + P2[6] - 0.011	P2[4] + P2[6] + 0.050	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
05001		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.037	P2[4] – P2[6] + 0.006	P2[4] – P2[6] + 0.054	V
0b001		V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.079	P2[4] + P2[6] - 0.012	P2[4] + P2[6] + 0.047	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
	o panipana mgi	V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.038	P2[4] – P2[6] + 0.006	P2[4] – P2[6] + 0.057	V
		V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.080	P2[4] + P2[6] - 0.008	P2[4] + P2[6] + 0.055	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.032	P2[4] – P2[6] + 0.003	P2[4] – P2[6] + 0.042	V



Table 23. 3.3-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Unit
		V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.06	V _{DD} – 0.010	V _{DD}	V
	RefPower = high Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.05	$V_{DD}/2 - 0.002$	$V_{DD}/2 + 0.040$	V
		V _{REFLO}	Ref Low	Vss	Vss	Vss + 0.009	Vss + 0.056	V
		V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.060	V _{DD} - 0.006	V _{DD}	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.028	V _{DD} /2 - 0.001	V _{DD} /2 + 0.025	V
0b010		V _{REFLO}	Ref Low	Vss	Vss	Vss + 0.005	Vss + 0.034	V
01000		V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.058	V _{DD} - 0.008	V _{DD}	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.037	V _{DD} /2 - 0.002	V _{DD} /2 + 0.033	V
	5	V _{REFLO}	Ref Low	Vss	Vss	Vss + 0.007	Vss + 0.046	V
		V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.057	V _{DD} – 0.006	V _{DD}	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.025	V _{DD} /2 - 0.001	V _{DD} /2 + 0.022	V
		V _{REFLO}	Ref Low	Vss	Vss	Vss + 0.004	Vss + 0.030	V
0b011	All power settings. Not allowed for 3.3 V	-	_	-	-	_	_	-
0b100	All power settings. Not allowed for 3.3 V	-	-	-	-	_	_	-
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.213	P2[4] + 1.291	P2[4] + 1.367	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.333	P2[4] – 1.294	P2[4] – 1.208	V
		V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.217	P2[4] + 1.294	P2[4] + 1.368	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
0b101		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.320	P2[4] – 1.296	P2[4] – 1.261	V
00101		V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.217	P2[4] + 1.294	P2[4] + 1.369	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.322	P2[4] – 1.297	P2[4] – 1.262	V
		V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.219	P2[4] + 1.295	P2[4] + 1.37	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	V
	- 1	V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.324	P2[4] – 1.297	P2[4] - 1.262	V



Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	2 × Bandgap	2.507	2.598	2.698	V
		V _{AGND}	AGND	Bandgap	1.203	1.307	1.424	V
		V_{REFLO}	Ref Low	Vss	Vss	Vss + 0.012	Vss + 0.067	V
		V _{REFHI}	Ref High	2 × Bandgap	2.516	2.598	2.683	V
	RefPower = high Opamp bias = low	V _{AGND}	AGND	Bandgap	1.241	1.303	1.376	V
0b110		V_{REFLO}	Ref Low	Vss	Vss	Vss + 0.007	Vss + 0.040	V
00110		V _{REFHI}	Ref High	2 × Bandgap	2.510	2.599	2.693	V
	RefPower = medium Opamp bias = high	V _{AGND}	AGND	Bandgap	1.240	1.305	1.374	V
		V_{REFLO}	Ref Low	Vss	Vss	Vss + 0.008	Vss + 0.048	V
		V _{REFHI}	Ref High	2 × Bandgap	2.515	2.598	2.683	V
	RefPower = medium Opamp bias = low	V _{AGND}	AGND	Bandgap	1.258	1.302	1.355	V
		V _{REFLO}	Ref Low	Vss	Vss	Vss + 0.005	Vss + 0.03	V
0b111	All power settings. Not allowed for 3.3 V	-	-	-	-	-	_	-

Table 23. 3.3-V DC Analog Reference Specifications

DC Analog PSoC Block Specifications

Table 24 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 24. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Unit
R _{CT}	Resistor unit value (continuous time)	_	12.2	_	kΩ
C _{SC}	Capacitor unit value (switch cap)	-	80	-	fF



DC POR and LVD Specifications

Table 25 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the PSoC Programmable System-on-Chip Technical Reference Manual for more information on the VLT_CR register.

Table 25. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{PPOR0R} V _{PPOR1R} V _{PPOR2R}	V _{DD} value for PPOR trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	- - -	2.91 4.39 4.55		V V V	V_{DD} must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
V _{PPOR0} V _{PPOR1} V _{PPOR2}	V _{DD} value for PPOR trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b		2.82 4.39 4.55		V V V	
V _{PH0} V _{PH1} V _{PH2}	PPOR hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b		92 0 0		mV mV mV	
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD5 VLVD6 VLVD7	$\begin{array}{l} V_{DD} \text{ value for LVD trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 100b \\ VM[2:0] = 101b \\ VM[2:0] = 110b \\ VM[2:0] = 111b \end{array}$	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	2.98 ^[17] 3.08 3.20 4.08 4.57 4.74 ^[18] 4.82 4.91	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	
Vpumpo Vpump1 Vpump2 Vpump3 Vpump4 Vpump5 Vpump6 Vpump7	V _{DD} value for PUMP trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 010b VM[2:0] = 100b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.96 3.03 3.18 4.11 4.55 4.63 4.72 4.90	3.02 3.10 3.25 4.19 4.64 4.73 4.82 5.00	3.08 3.16 3.32 4.28 4.74 4.82 4.91 5.10	V V V V V V V V V	

Notes

17. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply. 18. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



DC Programming Specifications

Table 26 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0 V to 3.6 V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{DDP}	V _{DD} for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools.
V _{DDLV}	Low V _{DD} for verify	3	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools.
V _{DDHV}	High V _{DD} for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools.
V _{DDIWRITE}	Supply voltage for flash write operation	3		5.25	V	This specification applies to this device when it is executing internal flash writes.
I _{DDP}	Supply current during programming or verify	-	5	25	mA	
V _{ILP}	Input low voltage during programming or verify	-	_	0.8	V	
V _{IHP}	Input high voltage during programming or verify	2.2	-	-	V	
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	-	-	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input current when applying V_{IHP} to P1[0] or P1[1] during programming or verify	-	-	1.5	mA	Driving internal pull-down resistor.
V _{OLV}	Output low voltage during programming or verify	-	_	Vss + 0.75	V	
V _{OHV}	Output high voltage during programming or verify	V _{DD} – 1.0	_	V _{DD}	V	
Flash _{ENPB}	Flash endurance (per block)	50,000 ^[19]	-	-	Cycles	Erase/write cycles per block.
Flash _{ENT}	Flash endurance (total) ^[20]	1,800,000	-	-	Cycles	Erase/write cycles.
Flash _{DR}	Flash data retention	10	1	-	Years	

DC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 27. DC I²C Specifications

Parameter	Description	Min	Тур	Max	Units	Notes
V _{ILI2C} ^[21]	Input low level	-	-	0.3 × V _{DD}	V	$3.0~V \leq V_{DD} \leq 3.6~V$
		-	-	$0.25 \times V_{DD}$	V	$4.75~V \leq V_{DD} \leq 5.25~V$
V _{IHI2C} ^[21]	Input high level	$0.7 \times V_{DD}$	-	-	V	$3.0~V \leq V_{DD} \leq 5.25~V$

Notes

19: The S0,000 cycle hash endurance per block is only guaranteed in the hash is operating within one voltage range. Voltage ranges are 3.0 v to 3.6 v and 4.7 v to 5.25 v.
 20: A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36 x 2 blocks of 25,000 maximum cycles each, or 36 x 4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36 x 50,000 and that no single block ever sees more than 50,000 cycles).
 For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note Design Aids – Reading and Writing PSoC[®] Flash – AN2015 for more information.
 21. All GPIOs meet the DC GPIO V_{IL} and V_{IH} specifications found in the DC GPIO specifications sections. The I²C GPIO pins also meet the above specs.

^{19.} The 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.



AC Electrical Characteristics

AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and -40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 28. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
F _{IMO}	Internal main oscillator (IMO) frequency	23.4	24	24.6 ^[22]	MHz	Trimmed. Utilizing factory trim values.
F _{CPU1}	CPU frequency (5 V nominal)	0.0914	24	24.6 ^[22]	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F _{CPU2}	CPU frequency (3.3 V nominal)	0.0914	12	12.3 ^[23]	MHz	Trimmed. Utilizing factory trim values. SLIMO mode = 0.
F _{48M}	Digital PSoC block frequency	0	48	49.2 ^[22, 24]	MHz	Refer to AC Digital Block Specifications on page 40.
F _{24M}	Digital PSoC block frequency	0	24	24.6 ^[24]	MHz	
F _{32K1}	Internal low speed oscillator (ILO) frequency	15	32	64	kHz	
F _{32K2}	External crystal oscillator	-	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{32K_U}	ILO untrimmed frequency	5	_	100	kHz	After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this
F _{PLL}	PLL frequency	-	23.986	-	MHz	Multiple (x732) of crystal frequency.
t _{PLLSLEW}	PLL lock time	0.5	-	10	ms	
t _{PLLSLEWSLOW}	PLL lock time for low gain setting	0.5	-	50	ms	
t _{OS}	External crystal oscillator startup to 1%	-	1700	2620	ms	
tosacc	External crystal oscillator startup to 100 ppm	_	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T _{osacc} period. Correct operation assumes a properly loaded 1 μ W maximum drive level 32.768 kHz crystal. 3.0 V \leq V _{DD} \leq 5.5 V, -40 °C \leq T _A \leq 85 °C.
t _{XRST}	External reset pulse width	10	-	_	μs	
DC _{24M}	24 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
Step _{24M}	24 MHz trim step size	-	50	_	kHz	
t _{POWERUP}	Time from end of POR to CPU executing code	-	16	100	ms	wer-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
Fout _{48M}	48 MHz output frequency	46.8	48.0	49.2 ^[22, 23]	MHz	Trimmed. Utilizing factory trim values.
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
SR _{POWER_UP}	Power supply slew rate	_	-	250	V/ms	V _{DD} slew rate during power-up.

Notes

22.4.75 V < V_{DD} < 5.25 V. 23.3.0 V < V_{DD} < 3.6 V. See application note Adjusting PSoC[®] Trims for 3.3 V and 2.7 V Operation – AN2012 for information on trimming for operation at 3.3 V. 24. See the individual user module datasheets for information on maximum frequencies for user modules.





Table 28. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Unit	Notes
tjit_IMO ^[25]	24 MHz IMO cycle-to-cycle jitter (RMS)	-	200	700	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	300	900	-	
	24 MHz IMO period jitter (RMS)	-	100	400		
tjit_PLL ^[25]	24 MHz IMO cycle-to-cycle jitter (RMS)	-	200	800	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	300	1200		
	24 MHz IMO period jitter (RMS)	-	100	700]	






Figure 14. PLL Lock for Low Gain Setting Timing Diagram





Figure 15. External Crystal Oscillator Startup Timing Diagram



Note

25. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



AC GPIO Specifications

Table 29 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 29. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
F _{GPIO}	GPIO operating frequency	0	-	12	MHz	Normal strong mode
t _{RiseF}	Rise time, normal strong mode, Cload = 50 pF	3	-	18	ns	V _{DD} = 4.5 to 5.25 V, 10% to 90%
t _{FallF}	Fall time, normal strong mode, Cload = 50 pF	2	-	18	ns	V _{DD} = 4.5 to 5.25 V, 10% to 90%
t _{RiseS}	Rise time, slow strong mode, Cload = 50 pF	10	27	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%
t _{FallS}	Fall time, slow strong mode, Cload = 50 pF	10	22	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%




Figure 16. GPIO Timing Diagram

AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V.

Table 30. 5-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Unit
t _{ROA}	Rising settling time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high		_ _ _	3.9 0.72 0.62	μs μs μs
t _{SOA}	Falling settling time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high		_ _ _	5.9 0.92 0.72	μs μs μs
SR _{ROA}	Rising slew rate (20% to 80%)(10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	0.15 1.7 6.5	_ _ _	_ _ _	V/μs V/μs V/μs
SR _{FOA}	Falling slew rate (20% to 80%)(10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	0.01 0.5 4.0	_ _ _	_ _ _	V/μs V/μs V/μs
BW _{OA}	Gain bandwidth product Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	0.75 3.1 5.4	_ _ _	_ _ _	MHz MHz MHz
E _{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	-	100	_	nV/rt-Hz



Symbol	Description	Min	Тур	Max	Units
t _{ROA}	Rising settling time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = low, Opamp bias = low Power = low, Opamp bias = high			3.92 0.72	μs μs
t _{SOA}	Falling settling time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high			5.41 0.72	μs μs
SR _{ROA}	Rising slew rate (20% to 80%)(10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.31 2.7			V/μs V/μs
SR _{FOA}	Falling slew rate (20% to 80%)(10 pF load, Unity Gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.24 1.8			V/μs V/μs
BW _{OA}	Gain bandwidth product Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.67 2.8		-	MHz MHz
E _{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	-	100	-	nV/rt-Hz

Table 31. 3.3-V AC Operational Amplifier Specifications

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 K resistance and the external capacitor.




Figure 17. Typical AGND Noise with P2[4] Bypass



At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 18. Typical Opamp Noise

AC Low-Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

 Table 32. AC Low-Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
t _{RLPC}	LPC response time	-	-	50	μS	\geq 50 mV overdrive comparator reference set within V _{REFLPC} .



AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \degree C \le T_A \le 85 \degree C$, or 3.0 V to 3.6 V and $-40 \degree C \le T_A \le 85 \degree C$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 33. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	
Timer ^[26, 27]	Input clock frequency	•			•	
	No capture, $V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	No capture, V _{DD} < 4.75 V	-	-	24.6	MHz	
	With capture	-	-	24.6	MHz	
	Capture pulse width	50 ^[28]	-	-	ns	
Counter	Input clock frequency	•		•	•	
	No enable input, $V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	No enable input, V _{DD} < 4.75 V	-	-	24.6	MHz	
	With enable input	-	-	24.6	MHz	
	Enable input pulse width	50 ^[28]	-	-	ns	
Dead Band	Kill pulse width	•		•	•	
	Asynchronous restart mode	20	-	-	ns	
	Synchronous restart mode	50 ^[28]	-	-	ns	
	Disable mode	50 ^[28]	-	-	ns	
	Input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	$V_{DD} \ge 4.75 \text{ V}$	_	-	49.2	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	-	24.6	MHz	
SPIM	Input clock frequency	-	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS ^[29]	Input clock (SCLK) frequency	-	-	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 ^[28]	-	-	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	24.6	MHz	
	V _{DD} < 4.75 V	_	-	24.6	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	49.2	MHz	
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ stop bit}$	_	-	24.6	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	

Notes

27. Errata: When operated between 3.0V to 4.75V, the input capture signal can only be sourced from Row input signal that has been re-synchronized. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.

28.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

29. Errata: In PSoC, when one output of one SPI Slave block is connected to the input of other SPI slave block, data is shifted correctly but last bit is read incorrectly. For the workaround and more information related to this problem, see "Errata" on page 61.

^{26.} Errata: When operated between 4.75V to 5.25V, the input capture signal cannot be sourced from Row Output signals or the Broadcast clock signals. This problem has been fixed in silicon Rev B. For more information, see "Errata" on page 61.



AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \degree C \le T_A \le 85 \degree C$, or 3.0 V to 3.6 V and $-40 \degree C \le T_A \le 85 \degree C$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 34. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit
t _{ROB}	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.5 2.5	μs μs
t _{SOB}	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.2 2.2	μs μs
SR _{ROB}	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65			V/μs V/μs
SR _{FOB}	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65			V/μs V/μs
BW _{OB}	Small signal bandwidth, 20 mV _{pp} , 3 dB BW, 100 pF load Power = low Power = high	0.8 0.8			MHz MHz
BW _{OB}	Large signal bandwidth, 1 V _{pp} , 3 dB BW, 100 pF load Power = low Power = high	300 300			kHz kHz

Table 35. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit
t _{ROB}	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			3.8 3.8	μs μs
t _{SOB}	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.6 2.6	μs μs
SR _{ROB}	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5			V/μs V/μs
SR _{FOB}	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5			V/μs V/μs
BW _{OB}	Small signal bandwidth, 20m V _{pp} , 3 dB BW, 100 pF load Power = low Power = high	0.7 0.7			MHz MHz
BW _{OB}	Large signal bandwidth, 1 V _{pp} , 3 dB BW, 100 pF load Power = low Power = high	200 200			kHz kHz



AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 36. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Unit
F _{OSCEXT}	Frequency	0.093	-	24.6	MHz
-	High period	20.6	-	5300	ns
-	Low period	20.6	-	-	ns
-	Power-up IMO to switch	150	-	-	μS

Table 37. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Unit
F _{OSCEXT}	Frequency with CPU clock divide by 1 ^[30]	0.093	-	12.3	MHz
F _{OSCEXT}	Frequency with CPU clock divide by 2 or greater ^[31]	0.186	-	24.6	MHz
-	High period with CPU clock divide by 1	41.7	-	5300	ns
-	Low period with CPU clock divide by 1	41.7	-	_	ns
-	Power-up IMO to switch	150	-	-	μS

AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 38. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
t _{RSCLK}	Rise time of SCLK	1	-	20	ns	
t _{FSCLK}	Fall time of SCLK	1	-	20	ns	
t _{SSCLK}	Data setup time to falling edge of SCLK	40	-	-	ns	
t _{HSCLK}	Data hold time from falling edge of SCLK	40	-	-	ns	
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	
t _{ERASEB}	Flash erase time (Block)	-	30	-	ms	
t _{WRITE}	Flash block write time	-	10	-	ms	
t _{DSCLK}	Data out delay from falling edge of SCLK	-	-	45	ns	$V_{DD} > 3.6$
t _{DSCLK3}	Data out delay from falling edge of SCLK	-	-	50	ns	$3.0 \leq V_{DD} \leq 3.6$
t _{ERASEALL}	Flash erase time (Bulk)	-	95	-	ms	Erase all Blocks and protection fields at once
t _{PROGRAM_HOT}	Flash block erase + flash block write time	-	-	80 ^[32]	ms	$0 \ ^{\circ}C \le Tj \le 100 \ ^{\circ}C$
t _{PROGRAM_COLD}	Flash block erase + flash block write time	-	-	160 ^[32]	ms	$-40~^{\circ}C \leq Tj \leq 0~^{\circ}C$

Notes

- 30. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
- 31. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
- 32. For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note Design Aids – Reading and Writing PSoC[®] Flash – AN2015 for more information.




AC I²C Specifications

Table 39 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40°C $\leq T_A \leq 85$ °C, or 3.0 V to 3.6 V and –40 °C $\leq T_A \leq 85$ °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 39. AC Characteristics of the I²C SDA and SCL Pins

Cumhal	Description	Standar	d Mode	Fast	Mode	Unit
Symbol	Description	Min	Max	Min	Max	Unit
F _{SCLI2C}	SCL clock frequency	0	100	0	400	kHz
t _{HDSTAI2C}	Hold time (repeated) start condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μS
t _{LOWI2C}	Low period of the SCL clock	4.7	-	1.3	-	μS
t _{HIGHI2C}	High period of the SCL clock	4.0	-	0.6	-	μS
t _{SUSTAI2C}	Set up time for a repeated start condition	4.7	-	0.6	_	μS
t _{HDDATI2C}	Data hold time	0	-	0	_	μS
t _{SUDATI2C}	Data set up time	250	-	100 ^[33]	-	ns
t _{SUSTOI2C}	Set up time for stop condition	4.0	-	0.6	-	μS
t _{BUFI2C}	Bus-free time between a stop and start condition	4.7	-	1.3	-	μS
t _{SPI2C}	Pulse width of spikes are suppressed by the input filter.	-	-	0	50	ns





Note

33. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




Packaging Information


This section illustrates the packaging specifications for the CY8C27x43 PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com/design/MR10161.


Packaging Dimensions



















51-85014 *G








NOTE :



0.0091[0.23]


0.0125[3.17]






51-85061 *F







Important Note For information on the preferred dimensions for mounting QFN packages, see the following application note, *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at http://www.cypress.com.



Thermal Impedances

Table 40. Thermal Impedances per Package

Package	Typical θ _{JA} ^[34]
8-pin PDIP	120 °C/W
20-pin SSOP	116 °C/W
20-pin SOIC	79 °C/W
28-pin PDIP	67 °C/W
28-pin SSOP	95 °C/W
28-pin SOIC	68 °C/W
44-pin TQFP	61 °C/W
48-pin SSOP	69 °C/W
48-pin QFN ^[35]	18 °C/W
56-pin SSOP	47 °C/W

Capacitance on Crystal Pins

Table 41. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8-pin PDIP	2.8 pF
20-pin SSOP	2.6 pF
20-pin SOIC	2.5 pF
28-pin PDIP	3.5 pF
28-pin SSOP	2.8 pF
28-pin SOIC	2.7 pF
44-pin TQFP	2.6 pF
48-pin SSOP	3.3 pF
48-pin QFN	2.3 pF
56-pin SSOP	3.3 pF

Solder Reflow Specifications

The following table shows the solder reflow temperature limits that must not be exceeded. Thermap ramp rate should 3 °C or lower.

Table 42. Solder Reflow Specifications

Package	Maximum Peak Temperature (T _C) ^[36]	Maximum Time above T _C – 5 °C
8-pin PDIP	260 °C	30 seconds
20-pin SSOP	260 °C	30 seconds
20-pin SOIC	260 °C	30 seconds
28-pin PDIP	260 °C	30 seconds
28-pin SSOP	260 °C	30 seconds
28-pin SOIC	260 °C	30 seconds
44-pin TQFP	260 °C	30 seconds
48-pin SSOP	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
56-pin SSOP	260 °C	30 seconds

Notes

34. T_J = T_A + POWER × θ_{JA}.
 35. To achieve the thermal impedance specified for the QFN package, refer to *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at http://www.cypress.com.
 36. Refer to Table 44 on page 53.



Development Tool Selection

This chapter presents the development tools available for all current PSoC device families including the CY8C27x43 family.

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits can be purchased from the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface lets you to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit lets you to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack



Device Programmers

All device programmers can be purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

Accessories (Emulation and Programming)

Table 43. Emulation and Programming Accessories

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment. Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Part #	Pin Package	Flex-Pod Kit ^[37]	Foot Kit ^[38]	Adapter ^[39]
CY8C27143-24PXI	8-pin PDIP	CY3250-27XXX	CY3250-8PDIP-FK	Adapters can be found at
CY8C27243-24PVXI	20-pin SSOP	CY3250-27XXX	CY3250-20SSOP-FK	http://www.emulation.com.
CY8C27243-24SXI	20-pin SOIC	CY3250-27XXX	CY3250-20SOIC-FK	
CY8C27443-24PXI	28-pin PDIP	CY3250-27XXX	CY3250-28PDIP-FK	
CY8C27443-24PVXI	28-pin SSOP	CY3250-27XXX	CY3250-28SSOP-FK	
CY8C27443-24SXI	28-pin SOIC	CY3250-27XXX	CY3250-28SOIC-FK	
CY8C27543-24AXI	44-pin TQFP	CY3250-27XXX	CY3250-44TQFP-FK	
CY8C27643-24PVXI	48-pin SSOP	CY3250-27XXX	CY3250-48SSOP-FK	
CY8C27643-24LTXI	48-pin QFN	CY3250-27XXXQFN	CY3250-48QFN-FK	

Notes

37. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

- 38. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 39. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.



Ordering Information

The following table lists the CY8C27x43 PSoC device's key package features and ordering codes.


Table 44. CY8C27x43 PSoC Device Key Features and Ordering Information


Package	Ordering Code	Flash (Bytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
8-pin (300-Mil) DIP	CY8C27143-24PXI	16 K	256	No	–40 °C to +85 °C	8	12	6	4	4	No
20-pin (210-Mil) SSOP	CY8C27243-24PVXI	16 K	256	Yes	–40 °C to +85 °C	8	12	16	8	4	Yes
20-pin (210-Mil) SSOP (Tape and Reel)	CY8C27243-24PVXIT	16 K	256	Yes	–40 °C to +85 °C	8	12	16	8	4	Yes
20-pin (300-Mil) SOIC	CY8C27243-24SXI	16 K	256	Yes	–40 °C to +85 °C	8	12	16	8	4	Yes
20-pin (300-Mil) SOIC (Tape and Reel)	CY8C27243-24SXIT	16 K	256	Yes	–40 °C to +85 °C	8	12	16	8	4	Yes
28-pin (300-Mil) DIP	CY8C27443-24PXI	16 K	256	Yes	–40 °C to +85 °C	8	12	24	12	4	Yes
28-pin (210-Mil) SSOP	CY8C27443-24PVXI	16 K	256	Yes	–40 °C to +85 °C	8	12	24	12	4	Yes
28-pin (210-Mil) SSOP (Tape and Reel)	CY8C27443-24PVXIT	16 K	256	Yes	–40 °C to +85 °C	8	12	24	12	4	Yes
28-pin (300-Mil) SOIC	CY8C27443-24SXI	16 K	256	Yes	–40 °C to +85 °C	8	12	24	12	4	Yes
28-pin (300-Mil) SOIC (Tape and Reel)	CY8C27443-24SXIT	16 K	256	Yes	-40 °C to +85 °C	8	12	24	12	4	Yes
44-pin TQFP	CY8C27543-24AXI	16 K	256	Yes	–40 °C to +85 °C	8	12	40	12	4	Yes
44-pin TQFP (Tape and Reel)	CY8C27543-24AXIT	16 K	256	Yes	-40 °C to +85 °C	8	12	40	12	4	Yes
48-pin (300-Mil) SSOP	CY8C27643-24PVXI	16 K	256	Yes	–40 °C to +85 °C	8	12	44	12	4	Yes
48-pin (300-Mil) SSOP (Tape and Reel)	CY8C27643-24PVXIT	16 K	256	Yes	-40 °C to +85 °C	8	12	44	12	4	Yes
48-pin (7 × 7 × 1 mm) QFN (Sawn)	CY8C27643-24LTXI	16 K	256	Yes	–40 °C to +85 °C	8	12	44	12	4	Yes
48-pin (7 × 7 × 1 mm) QFN (Sawn)	CY8C27643-24LTXIT	16 K	256	Yes	-40 °C to +85 °C	8	12	44	12	4	Yes
56-pin OCD SSOP	CY8C27002-24PVXI ^[40]	16 K	256	Yes	–40 °C to +85 °C	8	12	44	14	4	Yes

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).



Ordering Code Definitions





Package Type: PX = PDIP Pb-free SX = SOIC Pb-free PVX = SSOP Pb-free LFX/LKX/LTX /LQX/LCX= QFN Pb-free AX = TQFP Pb-free Speed: 24 MHz Part Number Family Code Technology Code: C = CMOS Marketing Code: 8 = Cypress PSoC Company ID: CY = Cypress

Thermal Rating: C = Commercial I = Industrial E = Extended



Acronyms

Table 45 lists the acronyms that are used in this document.

Table 45. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description	
AC	alternating current	MIPS	million instructions per second	
ADC	analog-to-digital converter	OCD	on-chip debug	
API	application programming interface	PCB	printed circuit board	
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package	
CPU	central processing unit	PGA	programmable gain amplifier	
CRC	cyclic redundancy check	PLL	phase-locked loop	
СТ	continuous time	POR	power on reset	
DAC	digital-to-analog converter	PPOR	precision power on reset	
DC	direct current	PRS	pseudo-random sequence	
DTMF	dual-tone multi-frequency	PSoC	Programmable System-on-Chip	
ECO	external crystal oscillator	PWM	pulse width modulator	
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads	
GPIO	general purpose I/O	RTC	real time clock	
ICE	in-circuit emulator	SAR	successive approximation	
IDE	integrated development environment	SC	switched capacitor	
ILO	internal low speed oscillator	SMP	switch mode pump	
IMO	internal main oscillator	SOIC	small-outline integrated circuit	
I/O	input/output	SPI	serial peripheral interface	
IrDA	infrared data association	SRAM	static random access memory	
ISSP	in-system serial programming	SROM	supervisory read only memory	
LCD	liquid crystal display	SSOP	shrink small-outline package	
LED	light-emitting diode	TQFP	thin quad flat pack	
LPC	low power comparator	UART	universal asynchronous reciever / transmitter	
LVD	low voltage detect	USB	universal serial bus	
MAC	multiply-accumulate	WDT	watchdog timer	
MCU	microcontroller unit	XRES	external reset	

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29X66,CY8C27X43, CY8C24X94, CY8C24X23, CY8C24X23A,CY8C22X13, CY8C21X34, CY8C21X34B, CY8C21X23,CY7C64215, CY7C603XX, CY8CNP1XX, and CYWUSB6953 PSoC(R) Programmable System-on-chip Technical Reference Manual (TRM) (001-14463)

PSoC[®] 1 - Reading and Writing Flash – AN2015 (001-40459)

Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 available at http://www.cypress.com.



Document Conventions

Units of Measure

Table 46 lists the unit sof measures.

Table 46. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
dB	decibels	ms	millisecond
°C	degree Celsius	ns	nanosecond
fF	femto farad	ps	picosecond
pF	picofarad	μV	microvolts
kHz	kilohertz	mV	millivolts
MHz	megahertz	mVpp	millivolts peak-to-peak
rt-Hz	root hertz	nV	nanovolts
kΩ	kilohm	V	volts
Ω	ohm	μW	microwatts
μA	microampere	W	watt
mA	milliampere	mm	millimeter
nA	nanoampere	ppm	parts per million
pА	pikoampere	%	percent
μs	microsecond		

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Glossary

active high	 A logic signal having its asserted state as the logic 1 state. A logic signal having the logic 1 state as the higher voltage of the two states.
analog blocks	The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog-to-digital (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.
Application programming interface (API)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
Bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
bandwidth	 The frequency range of a message or information processing system measured in hertz. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.



bias	 A systematic deviation of a value from a reference value. The amount by which the average of a set of values departs from a reference value. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.
block	 A functional unit that performs a single function, such as an oscillator. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.
buffer	 A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
	2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
	3. An amplifier used to lower the output impedance of a system.
bus	1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
	2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.



duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.
External Reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.
Flash	An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is OFF.
Flash block	The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.
frequency	The number of cycles or events per unit of time, for a periodic function.
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.
I ² C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.
ICE	The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).
input/output (I/O)	A device that introduces data into or extracts data from a system.
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.
jitter	1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
	The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.
low-voltage detect (LVD)	A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls lower than a selected threshold.
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .



microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	 A disturbance that affects a signal and that may distort the information carried by the signal. The random variations of one or more characteristics of any entity such as voltage, current, or data.
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
Phase-locked loop (PLL)	An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
Power on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is a type of hardware reset.
PSoC [®]	Cypress Semiconductor's PSoC [®] is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied measurand
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a know state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	 Pertaining to a process in which all events occur one after the other. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	 A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. A system whose operation is synchronized by a clock signal.
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming Interface) for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



Errata

This section describes the errata for CY8C27143, CY8C27243, CY8C27443, CY8C27543, and CY8C27643 devices. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

In Production

Part Numbers Affected

Part Number	
CY8C27143	
CY8C27243	
CY8C27443	
CY8C27543	
CY8C27643	

Qualification Status

CY8C27XXX Rev. B - In Production

Errata Summary

The following table defines the errata applicability to available devices.

Items	Part Number	Silicon Revision	Fix Status
1. Reading from chained SPI slaves does not give correct results.	All parts affected	В	No silicon fix planned. Workaround is required.
2. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes.	All devices	В	No silicon fix planned. Workaround is required.

1. Reading from chained SPI slaves does not give correct results.

Problem Definition

When multiple Digital Communication Blocks are configured as SPI Slave devices and one SPI's output (MISO) is connected to the input (MOSI) of the second SPI, the serial data will be correctly forwarded, but reading the results from the DCBxxDR2 register in the second device will result in the last bit shifted in being incorrect.

Parameters Affected

NA

Trigger Condition

Connection of the output of one PSoC SPI slave to the input of another PSoC SPI slave.

Scope of Impact

PSoC end user designs incorporating SPI configurations with multiple Digital Communication Blocks configured as SPI Slave devices with one SPI output (MISO) connected to the input (MOSI) of the second SPI.

Workaround

This solution requires the use of an additional digital block configured as a PWM8 set for a 50% duty cycle. The same clock is routed to the PWM8, as goes to the two SPI slaves. The PWM8 User Module is parameterized to have a Period of 15 (so that it divides by 16) and a pulse width of 8 (with CompType set to "Less Than Or Equal" (so that it has a "1" pulse width of 8 clocks and a "0" pulse width of 8 clocks). The output of the PWM8 is connected to the Slave Select (/SS) of each SPI slave. One of these connections is direct. The other connection is inverted using the row output LUT. This configuration will "ping pong" the two SPIs so that each one receives alternating bytes. This solution works especially well in cases where the two SPI slaves are being used to implement a 16-bit shift register, the following method has worked.

Fix Status

There are no fixes planned. The workaround listed above should be used.



2. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes.

Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0°C and above +70°C and within the upper and lower datasheet temperature range is ±5%.

Trigger Condition(s)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the data sheet limit of $\pm 2.5\%$ when operated beyond the temperature range of 0 to +70 °C.

Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

Fix Status

There are no fixes planned. The workaround listed above should be used.



Not in Production

Part Numbers Affected

Part Number	
CY8C27143	
CY8C27243	
CY8C27443	
CY8C27543	
CY8C27643	

Qualification Status

CY8C27X43 Rev. A – Not in production

Errata Summary

The following table defines the errata applicability to available devices.

Items	Part Number	Silicon Revision	Fix Status
1. The Timer Capture Input signal is limited to re-synchronized Row Inputs or Analog Comparator bus inputs when operating over 4.75 V.	All parts affected	A	Fix confirmed in Silicon Rev B
2. The Timer Capture Inputs are limited to re-synchronized Row Inputs when operating at less than 4.75 V.	All parts affected	A	Fix confirmed in Silicon Rev B
3. The I2C_CFG, I2C_SCR, and I2C_MSCR registers have some restrictions as to the CPU frequency that must be in effect when these registers are written.	All parts affected	A	Fix confirmed in Silicon Rev B

1. The Timer Capture Input signal is limited to re-synchronized Row Inputs or Analog Comparator bus inputs when operating over 4.75 V.

Problem Definition

When the device is operating at 4.75 V to 5.25 V, the Input Capture signal source for a digital block operating in Timer mode is limited to either a Row Input signal that has been re-synchronized, or an Analog Comparator bus input. The Row Output signals, or the Broadcast clock signals, cannot be used as a source for the Timer Capture signal.

Parameters Affected

NA

■ Trigger Condition(S)

Device operating with VCC between 4.75 V to 5.25 V.

Scope of Impact

Digital blocks operating in timer mode and user modules relying on the timer's output are affected by this errata element.

Workaround

To connect the Input Capture signal to the output of another block in the same row, run the output of that block to a Row Output, then to a Global Output, then back to a Global Input, then a Row Input, where the signal can be resynchronized. When connecting the Input Capture signal to an output of a block in a different row, the connection will naturally follow the path of Global Output, to Global Input, then to Row Input.

Fix Status

Fix in silicon rev B



2. The Timer Capture Inputs are limited to re-synchronized Row Inputs when operating at less than 4.75 V.

Problem Definition

When the device is operating at 3.0 V to 4.75 V, the Input Capture signal source for a digital block operating in Timer mode is limited to a Row Input signal that has been re-synchronized. Maximum width is 16-bits Timer Capture less than 4.75 V. The Row Output signals, Analog Comparator input signals, or the Broadcast Clock signals cannot be used as a source for the Timer Capture signal.

Parameters Affected

NA

■ Trigger Condition(S)

Device operating with VCC between 3.0 V to 4.75 V.

Scope of Impact

Digital blocks operating in timer mode and user modules relying on the timer's output are affected by this errata element.

Workaround

To connect the input capture signal to the output of another block, run the output of that block to a row output, then to a global output, back to a global input, then a row input, where the signal can be re-synchronized.

To connect an analog comparator bus signal to an input capture, this signal must be routed to pass through a re-synchronizer. The only way this can be accomplished is to route the analog comparator on an analog output bus to connect with an I/O pin. This will use up the resource of the analog output bus, and even though this bus is designed for analog signals, the digital signal from the Analog Comparator operates correctly when transmitted on this bus. After the signal reaches the pin, it is converted back to a digital signal and is communicated back to the digital array using the global input bus for that pin. To make this connection, the port pin must be setup with the global input bus enabled. To enable this configuration within PSoC Designer[™], first turn ON the analog output, and then enable the global input.




Figure 30. Resynchronized

Fix Status

Fix in silicon rev B

3. The I2C_CFG, I2C_SCR, and I2C_MSCR registers have some restrictions as to the CPU frequency that must be in effect when these registers are written.

Problem Definition

The CPU frequency must be set to one of the recommended values just prior to a write to these registers and can be immediately set back to the original operating frequency in the instruction just following the register write. A write instruction to these registers occurring at a CPU frequency that is not recommended could result in unpredictable behavior. The table below lists the possible selections of the CPU memory for writes to the I2C_CFG, I2C_SCR, and I2C_MSCR registers, and it highlights the particular settings that are recommended (Rec) and not recommended (NR).



I2C_SCR Write and	I2C_CFG Write							
I2C_MSCR Write	24 MHz	12 MHz	6 MHz	3 MHz	1.5 MHz	375 K	180 K	93 K
24 MHz	NR	NR	NR	NR	NR	NR	NR	NR
12 MHz	NR	NR	Rec	Rec	Rec	Rec	NR	NR
6 MHz	NR	Rec	Rec	NR	NR	Rec	NR	NR
3 MHz	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
1.5 MHz	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
375 K	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
180 K	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec
93 K	NR	Rec	NR	Rec	Rec	Rec	Rec	Rec

Parameters Affected

NA

■ Trigger Condition(S)

See the mentioned table for CPU settings which trigger false writes.

Scope of Impact

I²C operation is affected by this Errata element.

Workaround

The I2CHW User Module is designed to implement the recommended combination of register write frequencies. This user module has a parameter that must be set by users of CY8C27x43 Silicon Revision A devices. When this parameter is set, the user module code temporarily changes the CPU frequency to the recommended values when writing to the affected registers. Users of PSoC Designer should download and install the PSoC Designer 4.1 Service Pack 1 which is available on the web at http://www.cypress.com/psoc.

Fix Status

Fix in silicon rev B.



Document History Page

Document Number: 38-12012					
Revision	ECN	Origin of Change	Submission Date	Description of Change	
**	127087	New Silicon.	7/01/2003	New document (Revision **).	
*A	128780	Engineering and NWJ	7/29/2003	New electrical spec additions, fix of Core Architecture links, corrections to some text, tables, drawings, and format.	
*В	128992	NWJ	8/14/2003	Interrupt controller table fixed, refinements to Electrical Spec section and Register chapter.	
*C	129283	NWJ	8/28/2003	Significant changes to the Electrical Specifications section.	
*D	129442	NWJ	9/09/2003	Changes made to Electrical Spec section. Added 20/28-Lead SOIC packages and pinouts.	
*E	130129	NWJ	10/13/2003	Revised document for Silicon Revision A.	
*F	130651	NWJ	10/28/2003	Refinements to Electrical Specification section and I2C chapter.	
*G	131298	NWJ	11/18/2003	Revisions to GDI, RDI, and Digital Block chapters. Revisions to AC Digital Block Spec and miscellaneous register changes.	
*H	229416	SFV	See ECN	New data sheet format and organization. Reference the PSoC Programmable System-on-Chip Technical Reference Manual for additional information. Title change.	
*	247529	SFV	See ECN	Added Silicon B information to this data sheet.	
*J	355555	HMT	See ECN	Add DS standards, update device table, swap 48-pin SSOP 45 and 46, add Reflow Peak Temp. table. Add new color and logo. Re-add pinout ISSP notation. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications.	
*K	523233	HMT	See ECN	Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table. Add OCD pinout and package diagram. Add ISSP note to pinout tables. Update package diagram revisions. Update typical and recommended Storage Temperature per industrial specs. Update CY branding and QFN convention. Update copyright and trademarks.	
*L	2545030	YARA	07/29/2008	Added note to DC Analog Reference Specification table and Ordering Information.	
*М	2696188	DPT / PYRS	04/22/2009	Changed title from "CY8C27143, CY8C27243, CY8C27443, CY8C27543, and CY8C27643 PSoC Mixed Signal Array Final data sheet" to "CY8C27143, CY8C27243, CY8C27443, CY8C27543, CY8C27643 PSoC® Programmable System-on-Chip™". Updated data sheet template. Added 48-Pin QFN (Sawn) package outline diagram and Ordering information details for CY8C27643-24LTXI and CY8C27643-24LTXIT parts	
*N	2762501	MAXK	09/11/2009	Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Modified T _{WRITE} specification. Replaced T _{RAMP} (time) specification with SR _{POWER_UP} (slew rate) specification. Added note [9] to Flash Endurance specification. Added I _{OH} , I _{OL} , DCILO, F32K_U, T _{POWERUP} , T _{ERASEALL} , T _{PROGRAM_HOT} , and T _{PROGRAM_COLD} specifications.	
*0	2811860	ECU	11/20/2009	Added Contents page. In the Ordering Information table, added 48 Sawn QFN (LTXI) to the Silicon B parts. Updated 28-Pin package drawing (51-85014)	



Document History Page (continued)

Revision	ECN	Origin of Change	Submission Date	Description of Change
*P	2899847	NJF / HMI	03/26/10	Added CY8C27643-24LKXI and CY8C27643-24LTXI to Emulation and Programming Accessories on page 52. Updated Cypress website links.
				Added T _{BAKETEMP} and T _{BAKETIME} parameters in Absolute Maximum Ratings on page 19. Updated AC electrical specs.
				Updated Note in Packaging Information on page 44. Updated package diagrams. Updated Thermal Impedances, Solder Reflow Specifications, and Capaci- tance on Crystal Pins.
				Removed Third Party Tools and Build a PSoC Emulator into your Board. Updated Ordering Code Definitions on page 54. Updated Ordering Information table. Updated links in Sales, Solutions, and Legal Information.
*Q	2949177	ECU	06/10/2010	Updated content to match current style guide and data sheet template. No technical updates
*R	3032514	NJF	09/17/10	Added PSoC Device Characteristics table. Added DC I ² C Specifications table. Added F _{32K U} max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I ² C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update.
*S	3092470	GDK	11/22/10	Removed the following pruned parts from the data sheet. CY8C27643-24LFXIT CY8C27643-24LFXI
*T	3180303	HMI	02/23/2011	Updated Packaging Information.
*U	3378917	GIR	09/28/2011	The text "Pin must be left floating" is included under Description of NC pin in Table 8 on page 14. Updated Table 42 on page 50 for improved clarity. Removed Footnote # 31 and its reference under Table 42 on page 50. Removed inactive part CY8C27643-24LKXI from Table 43 on page 52.
*V	3525102	UVS	02/14/2012	Updated 48-pin sawn QFN package revision. No technical update.
*W	3598316	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".
*Х	3959251	GVH	04/09/2013	Updated Packaging Information: spec 51-85014 – Changed revision from *F to *G. spec 51-85061 – Changed revision from *E to *F. spec 001-13191 – Changed revision from *F to *G. spec 51-85062 – Changed revision from *E to *F. Added Errata.
*Υ	3997627	GVH	05/11/2013	Updated Packaging Information: spec 51-85026 – Changed revision from *F to *G. Updated Errata.



Document History Page (continued)

Revision	ECN	Origin of Change	Submission Date	Description of Change
*Z	4066294	GVH	07/17/2013	Added Errata footnotes (Note 1, 2, 3, 26, 27, 29).
				Updated PSoC Functional Overview: Updated Digital System: Added Note 1, 2 and referred the same notes in "Timers (8- to 32-bit)". Added Note 3 and referred the same note in "SPI slave and master (up to two)".
				Updated Electrical Specifications: Updated AC Electrical Characteristics: Updated AC Digital Block Specifications: Added Note 26, 27 and referred the same notes in "Timer" parameter. Added Note 29 and referred the same note in "SPIS" parameter.
				Updated in new template.
AA	4416806	ASRI	07/09/2014	Replaced references of "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" with "Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 in all instances across the document.
				Added More Information.
				Added PSoC Designer.
				Removed "Getting Started".
				Updated Packaging Information: spec 51-85024 – Changed revision from *E to *F. spec 51-85026 – Changed revision from *G to *H. spec 51-85064 – Changed revision from *E to *F.
				Updated Reference Documents: Removed references of spec 001-17397 and spec 001-14503 as these spectare obsolete.
AB	4507916	ASRI	09/19/2014	Updated Errata.
				Completing Sunset Review.
AC	5974213	VKVK	11/23/2017	Updated template spec 51-85075 – Changed revision from *C to *D. spec 51-85077 – Changed revision from *E to *F. spec 51-85079 – Changed revision from *E to *F. spec 51-85064 – Changed revision from *F to *G. spec 001-13191 – Changed revision from *G to *H.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

[©] Cypress Semiconductor Corporation, 2003-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other leailure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.