

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 4-Mbit (256K words × 16 bit) Static RAM with PowerSnooze™ and Error Correcting Code (ECC)

#### **Features**

- High speed
  - $\square$  Access time (t<sub>AA</sub>) = 10 ns / 15 ns
- Ultra-low power Deep-Sleep (DS) current
  □ I<sub>DS</sub> = 15 µA
- Low active and standby currents
  - □ Active Current I<sub>CC</sub> = 38-mA typical
  - ☐ Standby Current I<sub>SB2</sub> = 6-mA typical
- Wide operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V
- Embedded ECC for single-bit error correction<sup>[1]</sup>
- 1.0-V data retention
- TTL- compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Available in Pb-free 44-pin TSOP II, 44-SOJ and 48-ball VFBGA

# **Functional Description**

The CY7S1041G is a high-performance PowerSnooze<sup>™</sup> static RAM organized as 256K words × 16 bits. This device features fast access times (10 ns) and a unique ultra-low power Deep-Sleep mode. With Deep-Sleep mode currents as low as 15  $\mu$ A, the CY7S1041G/ CY7S1041GE devices combine the best features of fast and low- power SRAMs in industry-standard package options. The device also features embedded ECC. logic which can detect and correct single-bit errors in the accessed location.

Deep-Sleep input (DS) must be deasserted HIGH for normal operating mode.

To perform data writes, assert the Chip Enable  $(\overline{\text{CE}})$  and Write Enable (WE) inputs LOW, and provide the data and address on device data pins (I/O<sub>0</sub> through I/O<sub>15</sub>) and address pins (A<sub>0</sub> through A<sub>17</sub>) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

To perform data reads, assert the Chip Enable  $(\overline{\text{CE}})$  and Output Enable  $(\overline{\text{OE}})$  inputs LOW and provide the required address on the address lines. Read data is accessible on the I/O lines (I/O $_0$  through I/O $_1$ 5). You can perform byte accesses by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location

The device is placed in a low-power Deep-Sleep mode when the Deep-Sleep input  $(\overline{DS})$  is asserted LOW. In this state, the device is disabled for normal operation and is placed in a low power data retention mode. The device can be activated by deasserting the Deep-Sleep input  $(\overline{DS})$  to HIGH.

The CY7S1041G is available in 44-pin TSOP II, 48-ball VFBGA and 44-pin (400-mil) Molded SOJ.

#### **Product Portfolio**

					F	Power Di	ssipatio	n		
Product <sup>[2]</sup>	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Operating I <sub>CC</sub> , (mA) $f = f_{max}$		(mA) Standby, I <sub>SB2</sub> Deep-		Standby, I <sub>SB2</sub>		
				<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	
CY7S1041G(E)18		1.65 V-2.2 V	15	_	40	6	8	_	15	
CY7S1041G(E)30	Industrial	2.2 V-3.6 V	10	38	45					
CY7S1041G(E)		4.5–5.5 V	10	38	45					

#### Notes

1. This device does not support automatic write back on error detection.


2. ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information for details.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V – 2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V – 3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V – 5.5 V), T<sub>A</sub> = 25 °C.

Revised January 5, 2018



# Logic Block Diagram - CY7S1041G / CY7S1041GE





#### **Contents**

Pin Configurations	4
Maximum Ratings	€
Operating Range	
DC Electrical Characteristics	
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	ε
Deep-Sleep Mode Characteristics	g
AC Switching Characteristics	
Switching Waveforms	
Truth Table	
EDD Output - CV7S10/1GE	

Ordering information	
Ordering Code Definitions	16
Package Diagrams	17
Acronyms	20
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	22
PSoC®Solutions	22
Cypress Developer Community	22
Technical Support	



### **Pin Configurations**

Figure 1. 44-pin TSOP II / 44-SOJ pinout, CY7S1041G




Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Single Chip Enable without ERR, CY7S1041G  $^{[4]}$ , Package/Grade ID: BVJXI  $^{[6]}$ 





Figure 3. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Single Chip Enable with ERR, CY7S1041GE  $^{[4,\ 5]}$ , Package/Grade ID: BVJXI  $^{[6]}$ 



- 4. NC pins are not connected internally to the die.
- 5. ERR is an output pin.
- Package type BVJXI is JEDEC compliant compared to package type BVXI. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls are swapped.



# Pin Configurations (continued)

Figure 4. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Single Chip Enable without ERR, CY7S1041G [7], Package/Grade ID: BVXI [9]




Figure 5. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Single Chip Enable with ERR, CY7S1041GE [7, 8], Package/Grade ID: BVXI [9]

1	2	3	4	5	6	
BLE	(ŌĒ)	$\bigcirc$ A <sub>0</sub>	$\bigcirc$ A <sub>1</sub>	$\bigcirc$ A <sub>2</sub>	DS	Α
(I/O <sub>0</sub> )	BHE	$\bigcirc \hspace{-0.2cm} A_3)$	$\bigcirc \!$	$\overline{\overline{\mathbb{CE}}}$	(I/O <sub>8</sub> )	В
(I/O <sub>1</sub> )	(I/O <sub>2</sub> )	$\bigcirc$ A <sub>5</sub>	$\overbrace{A_6}$	(I/O <sub>10</sub> )	(I/O <sub>9</sub> )	С
vss	(I/O <sub>3</sub> )	(A <sub>17</sub> )	$\bigcirc$ A <sub>7</sub>	(I/O <sub>11</sub> )	vcc	D
vcc	(I/O <sub>4</sub> )	ERR	(A <sub>16</sub> )	(I/O <sub>12</sub> )	vss	E
(I/O <sub>6</sub> )	(I/O <sub>5</sub> )	$\left( A_{14} \right)$	(A <sub>15</sub> )	(I/O <sub>13</sub> )	(I/O <sub>14</sub> )	F
(I/O <sub>7</sub> )	(NC)	$\left( A_{12} \right)$	$\overbrace{A_{13}}$	$\widehat{\overline{\text{WE}}}$	(I/O <sub>15</sub> )	G
NC	$\bigcirc$ A <sub>8</sub>	$\bigcirc A_9$	$\left( A_{10} \right)$	$\overbrace{A_{11}}$	NC	Н
		(10 <sub>0</sub> ) (8HE) (10 <sub>1</sub> ) (10 <sub>2</sub> ) (10 <sub>3</sub> ) (10 <sub>3</sub> ) (10 <sub>4</sub> ) (10 <sub>5</sub> )	(10 <sub>0</sub> ) (BHE) (A <sub>3</sub> ) (10 <sub>0</sub> ) (10 <sub>2</sub> ) (A <sub>5</sub> ) (10 <sub>3</sub> ) (A <sub>17</sub> ) (10 <sub>6</sub> ) (10 <sub>6</sub> ) (10 <sub>6</sub> ) (10 <sub>7</sub> ) (NC) (A <sub>12</sub> )	(IO <sub>0</sub> ) (BHE) (A <sub>3</sub> ) (A <sub>4</sub> ) (IO <sub>1</sub> ) (IO <sub>2</sub> ) (A <sub>5</sub> ) (A <sub>6</sub> ) (VSS) (IO <sub>3</sub> ) (A <sub>17</sub> ) (A <sub>7</sub> ) (VCC) (IO <sub>4</sub> ) (ERR) (A <sub>16</sub> ) (IO <sub>6</sub> ) (IO <sub>5</sub> ) (A <sub>14</sub> ) (A <sub>15</sub> ) (IO <sub>7</sub> ) (NC) (A <sub>12</sub> ) (A <sub>13</sub> )	(IO <sub>0</sub> ) BHE (As) (A <sub>4</sub> ) (CE) (IO <sub>1</sub> ) (IO <sub>2</sub> ) (As) (As) (VO <sub>10</sub> ) (VSS) (IO <sub>3</sub> ) (A <sub>17</sub> ) (A <sub>7</sub> ) (IO <sub>1</sub> ) (VCC) (IO <sub>4</sub> ) (ERR) (A <sub>16</sub> ) (IO <sub>12</sub> ) (IO <sub>6</sub> ) (IO <sub>5</sub> ) (A <sub>14</sub> ) (A <sub>15</sub> ) (IO <sub>12</sub> ) (IO <sub>7</sub> ) (NC) (A <sub>12</sub> ) (A <sub>13</sub> ) (WE)	(IO <sub>0</sub> ) (BHE) (A <sub>3</sub> ) (A <sub>4</sub> ) (CE) (IO <sub>8</sub> ) (IO <sub>1</sub> ) (IO <sub>2</sub> ) (A <sub>5</sub> ) (A <sub>6</sub> ) (IO <sub>1</sub> ) (IO <sub>9</sub> ) (VSS) (IO <sub>3</sub> ) (A <sub>17</sub> ) (A <sub>7</sub> ) (IO <sub>1</sub> ) (VCC) (VCC) (IO <sub>4</sub> ) (ERR) (A <sub>16</sub> ) (IO <sub>12</sub> ) (VSS) (IO <sub>8</sub> ) (IO <sub>5</sub> ) (A <sub>14</sub> ) (A <sub>15</sub> ) (IO <sub>13</sub> ) (IO <sub>14</sub> ) (IO <sub>7</sub> ) (NC) (A <sub>12</sub> ) (A <sub>13</sub> ) (WE) (IO <sub>15</sub> )

- 7. NC pins are not connected internally to the die.
- 8. ERR is an output pin.
- Package type BVXI is JEDEC compliant compared to package type BVXI. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls are swapped.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied .......55 °C to +125 °C Supply voltage on V<sub>CC</sub> relative to GND <sup>[10]</sup> ......–0.5 V to + 6.0 V

DC voltage applied to outputs 

DC input voltage [10]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

# **Operating Range**

Range	<b>Ambient Temperature</b>	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

#### **DC Electrical Characteristics**

Over the Operating Range of -40 °C to +85 °C

5	Description		T 1 O 111		10 r	11!4		
Parameter	Desc	ription	Test Condit	ions	Min	Typ [11]	Max	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -0.1 m	A	1.4	_	_	V
	voltage	2.2 V to 2.7 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -1.0 m	A	2	_	_	
		2.7 V to 3.0 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m	A	2.2	_	_	
		3.0 V to 3.6 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m	A	2.4	_	_	
		4.5 V to 5.5 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m	A	2.4	_	_	
		4.5 V to 5.5 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -0.1 m	A	$V_{\rm CC} - 0.5^{[13]}$	_	_	
$V_{OL}$	Output LOW	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		_	_	0.2	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		_	_	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	_	0.4	
		3.6 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	_	0.4	
V <sub>IH</sub> <sup>[10, 12]</sup>		1.65 V to 2.2 V			1.4	_	V <sub>CC</sub> + 0.2	V
	voltage	2.2 V to 2.7 V			2	_	V <sub>CC</sub> + 0.3	
		2.7 V to 3.6 V			2	_	V <sub>CC</sub> + 0.3	
		3.6 V to 5.5 V			2	_	V <sub>CC</sub> + 0.5	
V <sub>IL</sub> <sup>[10, 12]</sup>	Input LOW	1.65 V to 2.2 V			-0.2	_	0.4	V
	voltage	2.2 V to 2.7 V			-0.3	_	0.6	
		2.7 V to 3.6 V			-0.3	_	0.8	
		3.6 V to 5.5 V			-0.5	_	0.8	
I <sub>IX</sub>	Input leakage c	urrent	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	$GND \le V_{IN} \le V_{CC}$		_	+1	μΑ
I <sub>OZ</sub>	Output leakage	current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Out	put disabled	-1	_	+1	μА
I <sub>CC</sub>		supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 100 MHz	_	38	45	mA
			CMOS levels	f = 66.7 MHz	_	40	40	
I <sub>SB1</sub>	Standby current	t – TTL inputs	$\begin{aligned} &\text{Max V}_{CC}, \overline{CE} \geq \text{V}_{IH}, \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{f} : \end{aligned}$	= f <sub>MAX</sub>	-	_	15	mA

<sup>10.</sup> V<sub>IL</sub> (min) = -2.0 V and V<sub>IH</sub> (max) = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.

11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V – 2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2V – 3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V – 5.5 V), T<sub>A</sub> = 25 °C.

<sup>12.</sup> For the  $\overline{DS}$  pin,  $V_{IH}$  (min) is  $V_{CC}$  – 0.2 V and  $V_{IL}$  (max) is 0.2 V.

<sup>13.</sup> This parameter is guaranteed by design and not tested.



# DC Electrical Characteristics (continued)

Over the Operating Range of -40 °C to +85 °C

Parameter	Description	Test Conditions	10 ns / 15 ns			Unit
	Description	rest conditions	Min	Typ [11]	Max	Ullit
I <sub>SB2</sub>	Standby current – CMOS inputs	$\begin{array}{l} \underline{\text{Max}} \ V_{\text{CC}}, \ \overline{\text{CE}} \geq V_{\text{CC}} - 0.2 \ \text{V}, \\ DS \geq V_{\text{CC}} - 0.2 \ \text{V}, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.2 \ \text{V} \ \text{or} \ V_{\text{IN}} \leq 0.2 \ \text{V}, \ \text{f} = 0 \end{array}$	-	6	8	mA
I <sub>DS</sub>	Deep-Sleep current	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \overline{\text{DS}} \leq 0.2 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \text{ V}, \text{f} = 0 \end{aligned}$	-	_	15	μA

# Capacitance


Parameter [14]	Description	Test Conditions	All packages	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{\text{CC(typ)}}$	10	pF
C <sub>OUT</sub>	I/O capacitance		10	pF

#### **Thermal Resistance**

Parameter [14]	Description	Test Conditions	48-ball VFBGA	44-pin SOJ	44-pin TSOP II	Unit
U/A	(junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer		55.37	68.85	°C/W
- 30	Thermal resistance (junction to case)	printed circuit board	14.74	30.41	15.97	°C/W

#### **AC Test Loads and Waveforms**

Figure 6. AC Test Loads and Waveforms [15]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	V <sub>CC</sub> /2	1.5	1.5	V
$V_{HIGH}$	1.8	3.0	3.0	V

<sup>14.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>15.</sup> Full-device AC operation assumes a 100- $\mu$ s ramp time from 0 to  $V_{CC(min)}$  or 100- $\mu$ s wait time after  $V_{CC}$  stabilization.




#### **Data Retention Characteristics**

Over the Operating Range of -40 °C to +85 °C

Parameter	Description	Conditions <sup>[16]</sup>	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	-	V
I <sub>CCDR</sub>	Data retention current	$\begin{split} &V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}, \overline{DS} \ge V_{CC} - 0.2 \text{ V}, \\ &V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V} \end{split}$	-	8	mA
t <sub>CDR</sub> <sup>[17]</sup>	Chip deselect to data retention time		0	-	ns
t <sub>R</sub> <sup>[17, 18]</sup>	Operation recovery time	2.2 V < V <sub>CC</sub> ≤ 5.5 V	10	ı	ns
		V <sub>CC</sub> ≤ 2.2 V	15	-	ns

# **Data Retention Waveform**

Figure 7. Data Retention Waveform [18]



Notes
16. DS signal must be HIGH during Data Retention Mode.
17. These parameters are guaranteed by design

<sup>18.</sup> Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ .



# **Deep-Sleep Mode Characteristics**

Over the Operating Range of -40 °C to +85 °C

Parameter	Description	Conditions	Min	Max	Unit
I <sub>DS</sub>	Deep-Sleep mode current	$V_{CC} = V_{CC} \text{ (max)}, \overline{DS} \le 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	15	μΑ
t <sub>PDS</sub> <sup>[19]</sup>	Minimum time for $\overline{\text{DS}}$ to be LOW for part to successfully exit Deep-Sleep mode		100	_	ns
t <sub>DS</sub> <sup>[20]</sup>	DS assertion to Deep-Sleep mode transition time		_	1	ms
t <sub>DSCD</sub> <sup>[19]</sup>	DS deassertion to chip disable	If $t_{PDS} \ge t_{PDS(min)}$	-	100	μS
		If $t_{PDS} < t_{PDS(min)}$	_	0	μS
t <sub>DSCA</sub>	DS deassertion to chip access	If $t_{PDS} \ge t_{PDS(min)}$	300	_	μS
	(Active/Standby)	If $t_{PDS} < t_{PDS(min)}$			

Chip Allowed Not Allowed Access Allowed ENABLE/ ENABLE/ CE DISABLE DON'T CARE DISABLE DISABLE  $t_{\text{PDS}}$ DS  $\mathsf{t}_{\mathsf{DS}}$  $t_{DSCD}$  $t_{\text{DSCA}} \\$ Active/Standby Active/Standby Standby Standby Mode Deep Sleep Mode Mode Mode Mode Mode

Figure 8. Active, Standby, and Deep-Sleep Operation Modes

#### Note

<sup>19.</sup>  $\overline{\text{CE}}$  must be pulled HIGH within  $t_{DSCD}$  time of  $\overline{\text{DS}}$  deassertion to avoid SRAM data loss.

<sup>20.</sup> After assertion of  $\overline{DS}$  signal, device will take a maximum of  $t_{DS}$  time to stabilize to Deep-Sleep current  $I_{DS}$ . During this period,  $\overline{DS}$  signal must continue to be asserted to logic level LOW to keep the device in Deep-Sleep mode.



# **AC Switching Characteristics**

Over the Operating Range of -40 °C to +85 °C

Damamata [21]	December 1	10	15 ns			
Parameter [21]	Description	Min	Max	Min	Max	Unit
Read Cycle		<u>'</u>	•	•	•	
t <sub>RC</sub>	Read cycle time	10	_	15	_	ns
t <sub>AA</sub>	Address to data valid	_	10	_	15	ns
t <sub>OHA</sub>	Data hold from address change	3	_	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	10	_	15	ns
t <sub>DOE</sub>	OE LOW to data valid	-	4.5	_	8	ns
t <sub>LZOE</sub>	OE LOW to low impedance [22, 23, 24]	0	_	0	_	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z [22, 23, 24]	_	5	_	8	ns
t <sub>LZCE</sub>	CE LOW to low impedance [22, 23, 24]	3	_	3	_	ns
t <sub>HZCE</sub>	CE HIGH to HI-Z [22, 23, 24]	_	5	_	8	ns
t <sub>PU</sub>	CE LOW to power-up [24]	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down [24]	_	10	_	15	ns
t <sub>DBE</sub>	Byte enable to data valid	_	4.5	_	8	ns
t <sub>LZBE</sub>	Byte enable to low impedance [22, 23, 24]	0	_	0	_	ns
t <sub>HZBE</sub>	Byte disable to HI-Z [22, 23, 24]	_	6	_	8	ns
Write Cycle [25	, 26]	<u>.</u>				•
t <sub>WC</sub>	Write cycle time	10	-	15	-	ns
t <sub>SCE</sub>	CE LOW to write end	7	_	12	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	12	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	12	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	8	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low impedance [22, 23, 24]	3	_	3	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z [22, 23, 24]	_	5	_	8	ns
t <sub>BW</sub>	Byte Enable to End of Write	7	_	12	_	ns

- 21. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use output loading shown in part (a) of Figure 6 on page 7, unless specified otherwise.
- 22. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, t<sub>HZBE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, are specified with a load capacitance of 5 pF as in (b) of Figure 6 on page 7. Transition is measured ±200 mV from steady state voltage.
- 23. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZOE}$ ,  $t_{HZDE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.
- 24. These parameters are guaranteed by design
- 25. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{DS} = V_{IH}$  and  $\overline{BHE}$  or  $\overline{BLE} = V_{IL}$ .  $\overline{WE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and  $\overline{BLE}$  signals must be LOW and  $\overline{DS}$  must be HIGH to initiate a write, and a HIGH transition of any of  $\overline{WE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and  $\overline{BLE}$  signals or LOW transition on  $\overline{DS}$  signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 26. The minimum write pulse width for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Switching Waveforms**

Figure 9. Read Cycle No. 1 of CY7S1041G (Address Transition Controlled) [27, 28, 29]





Figure 10. Read Cycle No. 2 of CY7S1041GE (Address Transition Controlled)  $^{[27,\,28,\,29]}$ 




<sup>27.</sup> The device is continuously selected.  $\overline{OE}$  =  $V_{|L}$ ,  $\overline{CE}$  =  $V_{|L}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{|L}$ . 28.  $\overline{WE}$  is HIGH for read cycle. 29.  $\overline{DS}$  is HIGH for chip access.



# Switching Waveforms (continued)

Figure 11. Read Cycle No. 3 ( $\overline{\text{OE}}$  Controlled)  $^{[30,\ 31,\ 32]}$ 



Notes\_ 30. WE is HIGH for read cycle.

32. DS must be HIGH for chip access

<sup>31.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



# Switching Waveforms (continued)

Figure 12. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)  $^{[33,\ 34,\ 35]}$ 





Figure 13. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)  $^{[33,\ 34,\ 35,\ 36]}$ 



- 33. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, DS = V<sub>IH</sub> and BHE or BLE = V<sub>IL</sub>. WE, CE, BHE and BLE signals must be LOW and DS must be HIGH to initiate a write, and a HIGH transition of any of WE, CE, BHE and BLE signals or LOW transition on DS signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 34. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 35. DS must be HIGH for chip access.
- 36. The minimum write pulse width for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .




# Switching Waveforms (continued)

ADDRESS

CE

The second of the

Figure 15. Write Cycle No. 4 (BLE or BHE Controlled) [37, 38, 39]



- 37. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, DS = V<sub>IH</sub> and BHE or BLE = V<sub>IL</sub>. WE, CE, BHE and BLE signals must be LOW and DS must be HIGH to initiate a write, and a HIGH transition of any of WE, CE, BHE and BLE signals or LOW transition on DS signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 38.  $\underline{Dat}$ a I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{DS} = V_{IL}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 39. DS must be HIGH for chip access.
- 40. During this period, the I/Os are in output state. Do not apply input signals.



# **Truth Table**

DS	CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Η	X <sup>[41]</sup>	X <sup>[41]</sup>	X <sup>[41]</sup>	X <sup>[41]</sup>	HIGH-Z	HIGH-Z	Standby	Standby (I <sub>SB</sub> )
Н	L	L	Н	Г	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
Н	L	L	Н	L	Н	Data out	HI-Z	Read lower bits only	Active (I <sub>CC</sub> )
Н	L	L	Н	Н	L	HI-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
Н	L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
Н	L	Х	L	L	Н	Data in	HI-Z	Write lower bits only	Active (I <sub>CC</sub> )
Н	L	Х	L	Н	L	HI-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
Н	L	Н	Н	Х	Х	HI-Z	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L <sup>[42]</sup>	Х	Х	Х	Х	Х	HI-Z	HI-Z	Deep-Sleep	Deep-Sleep Ultra Low Power (I <sub>DS</sub> )

# ERR Output - CY7S1041GE

Output [43]	Mode		
0	Read operation, no single-bit error in the stored data.		
1	Read operation, single-bit error detected and corrected.		
HI-Z	Device deselected or outputs disabled or Write operation.		


<sup>41.</sup> The in<u>put</u> voltage levels on these pins should be either at V<sub>IH</sub> or V<sub>IL</sub>.
42. V<sub>IL</sub> on DS must be ≤ 0.2 V.
43. ERR is an Output pin.If not used, this pin should be left floating.



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (All Pb-free)	Operating Range
10	2.2 V-3.6 V	CY7S1041GE30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), ERR output	Industrial
		CY7S1041GE30-10BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), ERR output, Tape and Reel	
		CY7S1041G30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm)	
		CY7S1041G30-10BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), Tape and Reel	
		CY7S1041G30-10VXI	51-85082	44-pin SOJ (400 Mils)	
		CY7S1041G30-10VXIT	51-85082	44-pin SOJ (400 Mils), Tape and Reel	
		CY7S1041G30-10ZSXI	51-85087	44-pin TSOP II	
		CY7S1041G30-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
	4.5 V–5.5 V	CY7S1041G-10ZSXI	51-85087	44-pin TSOP II	
		CY7S1041G-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	


#### **Ordering Code Definitions**





# **Package Diagrams**


Figure 16. 44-pin TSOP II Package Outline, 51-85087





# Package Diagrams (continued)


Figure 17. 44-pin SOJ (400 Mils) Package Outline, 51-85082






# Package Diagrams (continued)

Figure 18. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

51-85150 \*H



# **Acronyms**

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
ECC	Error Correcting Code			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure		
°C	degrees Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



### **Document History Page**

Document Title: CY7S1041G/CY7S1041GE, 4-Mbit (256K words × 16 bit) Static RAM with PowerSnooze™ and Error Correcting Code (ECC) Document Number: 001-92576 Submission Orig. of Rev. ECN No. **Description of Change** Change Date \*D 4867081 NILE 07/31/2015 Changed status from Preliminary to Final. \*F 5020880 VINI 11/19/2015 **Updated Pin Configurations:** Removed 44-pin SOJ package related information. **Updated Thermal Resistance:** Removed 44-pin SOJ package related information. Added 48-ball VFBGA package related information. **Updated Ordering Information:** Updated part numbers. **Updated Ordering Code Definitions. Updated Package Diagrams:** Removed spec 51-85082 \*E. \*F NILE 09/10/2016 5432554 Added 44-pin SOJ package related information in all instances across the document. Updated Logic Block Diagram - CY7S1041G / CY7S1041GE. **Updated Maximum Ratings:** Updated Note 10 (Replaced "2 ns" with "20 ns"). **Updated DC Electrical Characteristics:** Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to V<sub>OH</sub> parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to V<sub>OH</sub> parameter. Changed minimum value of V<sub>IH</sub> parameter from 2.2 V to 2 V corresponding to Operating Range "3.6 V to 5.5 V". **Updated Ordering Information:** 

Updated part numbers.

Updated logo and copyright.

Updated Ordering Code Definitions. Updated Package Diagrams: Added spec 51-85082 \*E. Updated to new template. Completing Sunset Review.

\*G

6015058

AESATMP9

01/05/2018



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of the asplications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall indemnify and other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-92576 Rev. \*G Revised January 5, 2018 Page 22 of 22