



Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

USB-UART Single Channel Bridge Controller

Features

- USB 2.0-complaint, Full-Speed (12 Mbps)
 - Supports communication driver class (CDC), personal health care device class (PHDC), and vendor-device class
 - Battery charger detection (BCD) compliant with USB Battery Charging Specification, Rev. 1.2 (Peripheral Detect only)
 - Integrated USB termination resistors
- Single-channel configurable UART interface
 - Data rates up to 3 Mbps
 - 190 bytes for each transmit and receive buffer
 - Supports 2-pin, 4-pin, 6-pin, and 8-pin UART interface
 - Data format:
 - 7 to 8 data bits
 - 1 to 2 stop bits
 - No parity, even, odd, mark, or space parity
 - Supports parity, overrun, and framing errors
 - Supports software flow control and flow control using CTS, RTS
 - Supports UART break signal
 - CY7C65223 supports RS232/RS422/RS485 interfaces
- General-purpose input/output (GPIO) pins: 4
- Supports unique serial number feature for each device, which fixes the COM port number permanently when USB-serial Bridge controller as CDC device plugs in
- 512-byte flash for storing configuration parameters
- Configuration utility (Windows) to configure the following:
 - Vendor ID (VID), Product ID (PID), and Product and Manufacturer descriptors
 - UART
 - Charger detection
 - GPIO
- Driver support for VCOM and DLL
 - Windows 10: 32- and 64-bit versions
 - Windows 8.1: 32- and 64-bit versions
 - Windows 8: 32- and 64-bit versions
 - Windows 7: 32- and 64-bit versions
 - Windows Vista: 32- and 64-bit versions
 - Windows XP: 32- and 64-bit versions
 - Windows CE
 - Mac OS-X: 10.6, 10.7
 - Linux: Kernel version 2.6.35 onwards.
- Clocking: Integrated 48-MHz clock oscillator
- Supports bus-/self-powered configurations
- USB Suspend mode for low power
- Operating voltage: 1.71 to 5.5 V
- Operating temperature
 - Commercial: 0 °C to 70 °C
 - Industrial: -40 °C to 85 °C
- ESD protection: 2.2-kV HBM
- RoHS-compliant package
 - 24-pin QFN (4.0 mm × 4.0 mm, 0.55 mm, 0.5 mm pitch)
- Ordering part number
 - CY7C65223-24LTXI
 - CY7C65223-24LTXIT

Applications

- Medical/healthcare devices
- Point-of-Sale (POS) terminals
- Test and measurement system
- Gaming systems
- Set-top box PC-USB interface
- Industrial
- Networking
- Enabling USB connectivity in legacy peripherals

Functional Description

For a complete list of related resources, click [here](#).

USB-Compliant

The USB-UART Single Channel Bridge Controller is fully compliant with the USB 2.0 Specification and Battery Charging Specification v1.2.



Errata: For information on silicon errata, see “Errata” on page 27. Details include trigger conditions, devices affected, and proposed workaround.

USB Serial Bridge Controller Family

USB Serial bridge Controllers are a family of configurable products for most common applications requiring no firmware changes. Configuration utility is provided to Configure USB-VID, USB-PID, USB Product and Manufacturer Descriptors. The same configuration utility can be used to configure UART, I²C, SPI, Battery Charger Detection, GPIOs, Power mode, and so on.

Figure 1. USB Serial Bridge Controller Family




Table 1. USB Serial Family Feature Comparison

MPN	# of Channels	GPIO	USB-UART				USB-SPI		USB-I ² C
			RS485 Support	Software Flow Control	Hardware Flow Control	UART Pins**	SPI Serial Data Width (bit)	SPI Master/Slave	I ² C Master/Slave
CY7C65213	1	8	N	N	Y	8	–	–	–
CY7C65213A	1	8	Y	N	Y	8	–	–	–
CY7C65223	1	4	Y	Y	Y	2 / 4 / 6	–	–	–
CY7C65223D	2	4	Y	Y	Y	2 / 4 / 6 / 8	–	–	–
CY7C652148	1	6	–	–	–	–	4-16 bits	Master/Slave	–
CY7C65214D	2	8	–	–	–	–	4-16 bits	Master/Slave	–
CY7C65216	1	8	–	–	–	–	–	–	Master/Slave
CY7C65216D	2	12	–	–	–	–	–	–	Master/Slave
CY7C65211	1	10*	N	N	Y	2 / 4 / 6	4-16 bits	Master/Slave	Master/Slave
CY7C65211A	1	10*	Y	N	Y	2 / 4 / 6	4-16 bits	Master/Slave	Master/Slave
CY7C65215	2	17*	N	N	Y	2 / 4 / 6	4-16 bits	Master/Slave	Master/Slave
CY7C65215A	2	17*	Y	N	Y	2 / 4 / 6 / 8	4-16 bits	Master/Slave	Master/Slave

Legend

* Represents the total GPIO count offered by the part. This count can dynamically change based on UART / SPI / I²C pin configuration.

** UART Pins

**UART Pins	UART Signal
2	RxD and TxD
4	RxD, TxD, RTS#, CTS#
6	RxD, TxD, RTS#, CTS#, DTR#, DSR#
8	RxD, TxD, RTS#, CTS#, DTR#, DSR#, DCD#, RI#

Table 2. Default Serial Channel Configuration

MPN	# of Channels	GPIO	USB Protocol	USB- UART		USB-SPI	USB-I ² C
				Is RS485 Enabled	UART Pins	SPI Master/ Slave	I ² C Master/ Slave
CY7C65213	1	4	CDC**	N	8	–	–
CY7C65213A	1	4	CDC**	N	8	–	–
CY7C65223	1	4	CDC**	Y	4	–	–
CY7C65223D	2	4	CDC**	Y	4	–	–
CY7C652148	1	6	Vendor***	–	–	Master	–
CY7C65214D	2	8	Vendor***	–	–	Master	–
CY7C65216	1	8	Vendor***	–	–	–	Slave
CY7C65216D	2	12	Vendor***	–	–	–	Master
CY7C65211	1	3	CDC**	N	6	–	–
CY7C65211A	1	3	CDC**	N	6	–	–
CY7C65215	2	4	CDC**	N	6	–	–
CY7C65215A	2	4	CDC**	N	6	–	–

** USB CDC Protocol allows the USB host Operating System to detect the device as Virtual COM Port Device.

*** USB Vendor Protocol allows the USB host operating system to detect the device as general USB device. This device is accessible using Cypress Application Library.


More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the document [USB-Serial Bridge Controller Product Overview](#).

- Overview: [USB Portfolio](#), [USB Roadmap](#)
- USB 2.0 Product Selectors: [USB-Serial Bridge Controller](#), [USB to UART Controller \(Gen I\)](#)
- Knowledge Base Articles: Cypress offers a large number of USB knowledge base articles covering a broad range of topics, from basic to advanced level. Recommended knowledge base articles for getting started with USB-Serial Bridge Controller are:
 - [KBA85909](#) – Key Features of the Cypress® USB-Serial Bridge Controller
 - [KBA85920](#) – USB-UART and USB-Serial
 - [KBA85921](#) – Replacing FT232R with CY7C65213 USB-UART LP Bridge Controller
 - [KBA85913](#) – Voltage supply range for USB-Serial
 - [KBA89355](#) – USB Serial Cypress Default VID and PID
 - [KBA92641](#) – USB-Serial Bridge Controller Managing I/Os using API
 - [KBA92442](#) – Non-Standard Baud Rates in USB-Serial Bridge Controllers
 - [KBA91366](#) – Binding a USB-Serial Device to a Microsoft® CDC Driver
 - [KBA92551](#) – Testing a USB-Serial Bridge Controller Configured as USB-UART with Linux®
 - [KBA91299](#) – Interfacing an External I²C Device with the CY-USBS234/236 DVK
- Code Examples: [USB Full-Speed](#)
- Development Kits:
 - [CYUSBS232](#), Cypress USB-UART LP Reference Design Kit
 - [CYUSBS234](#), Cypress USB-Serial (Single Channel) Development Kit
 - [CYUSBS236](#), Cypress USB-Serial (Dual Channel) Development Kit
- Models: [IBIS](#)

For complete list of knowledge base articles, click [here](#).

Block Diagram



Contents

Functional Overview	8	Self-Powered Configuration	18
USB and Charger Detect	8	USB Bus-Powered with Variable I/O Voltage	19
Serial Communication	8	Application Examples	20
GPIO Interface	8	USB to RS232 Bridge	20
Default Configuration	8	USB to RS485 Bridge	21
Memory	9	Battery-Operated, Bus-Powered USB to MCU	
System Resources	9	with Battery Charge Detection	22
Suspend and Resume	9	Ordering Information	24
WAKEUP	9	Ordering Code Definitions	24
Software	9	Package Information	25
Internal Flash Configuration	10	Acronyms	26
Electrical Specifications	11	Document Conventions	26
Absolute Maximum Ratings	11	Units of Measure	26
Operating Conditions	11	Errata	27
Device-Level Specifications	11	Document History Page	28
GPIO	12	Sales, Solutions, and Legal Information	29
nXRES	13	Worldwide Sales and Design Support	29
Flash Memory Specifications	13	Products	29
Pin Description	14	PSoC® Solutions	29
USB Power Configurations	17	Cypress Developer Community	29
USB Bus-Powered Configuration	17	Technical Support	29

Functional Overview

The CY7C65223 is a Full-Speed USB controller that enables seamless PC connectivity for peripherals with UART interface. CY7C65223 also integrates BCD functionality compliant with the USB Battery Charging Specification, Rev. 1.2. It integrates a voltage regulator, an oscillator, and flash memory for storing configuration parameters, offering a cost-effective solution. CY7C65223 supports bus-powered and self-powered modes and enables efficient system power management with suspend and remote wake-up signals. It is available in a 24-pin QFN package.

USB and Charger Detect

USB

CY7C65223 has a built-in USB 2.0 Full-Speed transceiver. The transceiver incorporates the internal USB series termination resistors on the USB data lines and a 1.5-k Ω pull-up resistor on USB_{DP}.

Charger Detection

CY7C65223 supports BCD for Peripheral Detect only and complies with the USB Battery Charging Specification, Rev. 1.2. It supports the following charging ports:

- Standard Downstream Port (SDP): Allows the system to draw up to 500 mA current from the host
- Charging Downstream Port (CDP): Allows the system to draw up to 1.5 A current from the host
- Dedicated Charging Port (DCP): Allows the system to draw up to 1.5 A of current from the wall charger

Serial Communication

CY7C65223 has a serial communication block (SCB). Each SCB can implement UART interface. A 256-byte buffer is available in both the TX and RX lines.

UART Interface

The UART interface provides asynchronous serial communication with other UART devices operating at speeds of up to 3 Mbps. It supports 7 to 8 data bits, 1 to 2 stop bits, odd, even, mark, space, and no parity. The UART interface supports full-duplex communication with a signaling format that is compatible with the standard UART protocol. In CY7C65223 UART pins may be interfaced to RS232/RS422/RS485 drivers.

Common UART functions, such as parity error and frame error, are supported. CY7C65223 supports baud rates ranging from 300 baud to 3 Mbaud. The UART baud rates can be set using the configuration utility.

Notes

- Parity error gets detected when UART transmitter device is configured for odd parity and UART receiver device is configured for even parity.
- Frame error gets detected when UART transmitter device is configured for 7 bits data width and 1 stop bit, whereas UART receiver device is configured for 8 bit data width and 2 stop bits.

UART Flow Control

UART Data Flow control is the process of signaling the UART partner device to WAIT or RESUME the data transmission. This flow control process is required for the slower device to catch up with the partner device without data loss. The CY7C65223 device supports both UART hardware and software flow control.

By default, flow control is disabled. USB host UART terminal applications can enable or disable either hardware or software flow control through operating system software interfaces.

Hardware flow control uses signal pairs such as RTS# (Request to Send) / CTS# (Clear to Send) to control the data flow between partner UART devices.

Software flow control do not use additional hardware signaling pairs. But, software flow control uses in-band communication using special characters called XON or XOFF. These XON or XOFF characters are exchanged at UART PHY level for data flow control. These XON or XOFF characters doesn't reflect in the actual data received by the USB host application.

The following section describes the flow control signals:

■ CTS# (Input) / RTS# (Output)

CTS# can pause or resume data transmission over the UART interface. Data transmission can be paused by de-asserting the CTS signal and resumed with CTS# assertion. The pause and resume operation does not affect data integrity. With flow control enabled, receive buffer has a watermark level of 93%. After the data in the receive buffer reaches that level, the RTS# signal is de-asserted, instructing the transmitting device to stop data transmission. The start of data consumption by application reduces the device data backlog; when it reaches the 75% watermark level, the RTS# signal is asserted to resume data reception.

■ DSR# (Input) /DTR# (Output)

The DSR#/DTR# signals are used to establish a communication link with the UART. These signals complement each other in their functionality, similar to CTS# and RTS#.

GPIO Interface

CY7C65223 has 4 GPIOs. The maximum available GPIOs for configuration is 10 if one two-pin UART serial interface is implemented. The configuration utility allows configuration of the GPIO pins. The configurable options are as follows:

- TRISTATE: GPIO can be tristated through Config Utility
- DRIVE 1: Output static 1
- DRIVE 0: Output static 0
- POWER#: Power control for bus power designs
- TXLED#: Drives LED during USB transmit
- RXLED#: Drives LED during USB receive
- TX or RX LED#: Drives LED during USB transmit or receive
GPIO can be configured to drive LED at 8-mA drive strength.
- BCD0/BCD1: Two-pin output to indicate the type of USB charger
- BUSDETECT: Connects the VBUS pin for USB host detection

Default Configuration

CY7C65223 is configured as Single Channel 4-pin UART.

Memory

CY7C65223 has a 512-byte flash. Flash is used to store USB parameters, such as VID/PID, serial number, product and manufacturer descriptors, which can be programmed by the configuration utility.

System Resources

Power System

CY7C65223 supports the USB Suspend mode to control power usage. CY7C65223 operates in bus-powered or self-powered modes over a range of 3.15 to 5.5 V.

Clock System

CY7C65223 has a fully integrated clock with no external components required. The clock system is responsible for providing clocks to all subsystems.

Internal 48-MHz Oscillator

The internal 48-MHz oscillator is the primary source of internal clocking in CY7C65223.

Internal 32-kHz Oscillator

The internal 32-kHz oscillator is primarily used to generate clocks for peripheral operation in the USB Suspend mode.

Reset

The reset block ensures reliable power-on reset and brings the device back to the default known state. The nXRES (active low) pin can be used by the external devices to reset the CY7C65223.

Suspend and Resume

The CY7C65223 device asserts the SUSPEND pin when the USB bus enters the suspend state. This helps in meeting the stringent suspend current requirement of the USB 2.0 specification, while using the device in bus-powered mode. The device resumes from the suspend state under either of the two following conditions:

1. Any activity is detected on the USB bus
2. The WAKEUP pin is asserted to generate remote wakeup to the host

WAKEUP

The WAKEUP pin is used to generate the remote wakeup signal on the USB bus. The remote wakeup signal is sent only if the host enables this feature through the SET_FEATURE request. The device communicates support for the remote wakeup to the host through the configuration descriptor during the USB enumeration process. The CY7C65223 device allows enabling/disabling and polarity of the remote wakeup feature through the configuration utility.

Software

Cypress delivers a complete set of software drivers and a configuration utility to enable configuration of the product during system development.

Drivers for Linux Operating Systems

Cypress provides a User Mode USB driver library (*libcyusb-serial.so*) that abstracts vendor commands for the UART interface and provides a simplified API interface for user applications. This library uses the standard open-source libUSB library to enable USB communication. The Cypress serial library supports the USB plug-and-play feature using the Linux 'udev' mechanism.

CY7C65223 supports the standard USB CDC UART class driver, which is bundled with the Linux kernel.

Drivers for Mac OSx

Cypress delivers a dynamically linked shared library (*CyUSB-Serial.dylib*) based on libUSB, which enables communication to the CY7C65223 device.

In addition, CY7C65223 supports native Mac OSx CDC UART driver.

Drivers for Windows Operating Systems

For Windows operating systems (XP, Vista, Win7, Win 8, and Win 8.1), Cypress delivers a user-mode dynamically linked library—CyUSBSerial DLL—that abstracts a vendor-specific interface of the CY7C65223 devices and provides convenient APIs to the user. It provides interface APIs for vendor-specific UART and class-specific APIs for PHDC.

USB-Serial Bridge Controller works with the Windows-standard USB CDC class driver, when CY7C65223 is configured as CDC USB to UART device. A virtual COM port driver—CyUSB-Serial.sys—is also delivered, which implements the USB CDC class driver. The Cypress Windows drivers are Windows hardware certification kit-compliant.

These drivers are bound to device through WU (Windows Update) services.

Cypress drivers also support Windows plug-and-play and power management and USB Remote Wake-up.

Windows-CE Support

The CY7C65223 solution includes a CDC UART driver library for Windows-CE platforms.

Device Configuration Utility (Windows only)

A Windows-based configuration utility is available to configure device initialization parameters. This graphical user application provides an interactive interface to define the boot parameters stored in the device flash.

This utility allows the user to save a user-selected configuration to text or xml formats. It also allows users to load a selected configuration from text or xml formats. The configuration utility allows the following operations:

- View current device configuration
- Select and configure UART, battery charging, and GPIOs
- Configure USB VID, PID, and string descriptors
- Save or Load configuration

You can download the free configuration utility and drivers at www.cypress.com.

Internal Flash Configuration

The internal flash memory can be used to store the configuration parameters shown in [Table 3](#). A free configuration utility is provided to configure the parameters listed in the table to meet application-specific requirements over the USB interface. The configuration utility can be downloaded at www.cypress.com/usbserial.

Table 3. Internal Flash Configuration for CY7C65223

Parameter	Default Value	Description
USB Configuration		
USB Vendor ID (VID)	0x04B4	Default Cypress VID. Can be configured to customer VID.
USB Product ID (PID)	0x00FB	Default Cypress PID. Can be configured to customer PID.
Manufacturer string	Cypress	Can be configured with any string up-to 64 characters.
Product string	USB-Serial (Single Channel)	Can be configured with any string up-to 64 characters.
Serial string		Can be configured with any string up-to 64 characters.
Power mode	Bus powered	Can be configured to bus-powered or self-powered mode.
Max current draw	100 mA	Can be configured to any value from 0 to 500 mA. The configuration descriptor will be updated based on this.
Remote wakeup	Enabled	Can be disabled. Remote wakeup is initiated by asserting the WAKEUP pin.
USB interface protocol	CDC	Can be configured to function in CDC, PHDC, or Cypress vendor class.
BCD	Disabled	Charger detect is disabled by default. When BCD is enabled, three of the GPIOs must be configured for BCD.

Electrical Specifications

Absolute Maximum Ratings

Exceeding maximum ratings^[1] may shorten the useful life of the device.

Storage temperature	-55 °C to +100 °C
Ambient temperature with power supplied (Industrial)	-40 °C to +85 °C
Supply voltage to ground potential	
V _{DDD}	6.0 V
V _{BUS}	6.0 V
V _{CCD}	1.95 V
V _{GPIO}	V _{DDD} + 0.5 V

Static discharge voltage ESD protection levels:

■ 2.2-KV HBM per JESD22-A114	
Latch-up current	140 mA
Current per GPIO	25 mA

Operating Conditions

T _A (ambient temperature under bias)	
Industrial	-40 °C to +85 °C
V _{BUS} supply voltage	3.15 V to 5.25 V
V _{DDD} supply voltage	1.71 V to 5.50 V
V _{CCD} supply voltage	1.71 V to 1.89 V

Device-Level Specifications

All specifications are valid for -40 °C ≤ T_A ≤ 85 °C, T_J ≤ 100 °C, and 1.71 V to 5.50 V, except where noted.

Table 4. DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V _{BUS}	V _{BUS} supply voltage	3.15	3.30	3.45	V	Set and configure the correct voltage range using a configuration utility for V _{BUS} . Default 5 V.
		4.35	5.00	5.25	V	
V _{DDD}	V _{DDD} supply voltage	1.71	1.80	1.89	V	Used to set I/O and core voltage. Set and configure the correct voltage range using a configuration utility for V _{DDD} . Default 3.3 V.
		2.0	3.3	5.5	V	
V _{CCD}	Output voltage (for core logic)	–	1.80	–	V	Do not use this supply to drive the external device. <ul style="list-style-type: none"> 1.71 V ≤ V_{DDD} ≤ 1.89 V: Short the V_{CCD} pin with the V_{DDD} pin V_{DDD} > 2 V – connect a 1-μF capacitor (C_{efc}) between the V_{CCD} pin and ground
C _{efc}	External regulator voltage bypass	1.00	1.30	1.60	μF	X5R ceramic or better
I _{DD1}	Operating supply current	–	20	–	mA	USB 2.0 FS, UART at 1-Mbps single channel, no GPIO switching.
I _{DD2}	USB Suspend supply current	–	5	–	μA	Does not include current through a pull-up resistor on USBDP. In USB suspend mode, the D+ voltage can go up to a maximum of 3.8 V.

Table 5. AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
Z _{out}	USB driver output impedance	28	–	44	Ω	–
T _{wakeup}	Wakeup from USB Suspend mode	–	25	–	μs	–

Note

- Usage above the Absolute Maximum conditions may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

GPIO
Table 6. GPIO DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$V_{IH}^{[2]}$	Input voltage high threshold	$0.7 \times V_{DD}$	–	–	V	CMOS Input
V_{IL}	Input voltage low threshold	–	–	$0.3 \times V_{DD}$	V	CMOS Input
$V_{IH}^{[2]}$	LVTTL input, $V_{DD} < 2.7$ V	$0.7 \times V_{DD}$	–	–	V	–
V_{IL}	LVTTL input, $V_{DD} < 2.7$ V	–	–	$0.3 \times V_{DD}$	V	–
$V_{IH}^{[2]}$	LVTTL input, $V_{DD} \geq 2.7$ V	2	–	–	V	–
V_{IL}	LVTTL input, $V_{DD} \geq 2.7$ V	–	–	0.8	V	–
V_{OH}	CMOS output voltage high level	$V_{DD} - 0.4$	–	–	V	$I_{OH} = 4$ mA, $V_{DD} = 5$ V +/- 10%
V_{OH}	CMOS output voltage high level	$V_{DD} - 0.6$	–	–	V	$I_{OH} = 4$ mA, $V_{DD} = 3.3$ V +/- 10%
V_{OH}	CMOS output voltage high level	$V_{DD} - 0.5$	–	–	V	$I_{OH} = 1$ mA, $V_{DD} = 1.8$ V +/- 5%
V_{OL}	CMOS output voltage low level	–	–	0.4	V	$I_{OL} = 8$ mA, $V_{DD} = 5$ V +/- 10%
V_{OL}	CMOS output voltage low level	–	–	0.6	V	$I_{OL} = 8$ mA, $V_{DD} = 3.3$ V +/- 10%
V_{OL}	CMOS output voltage low level	–	–	0.6	V	$I_{OL} = 4$ mA, $V_{DD} = 1.8$ V +/- 5%
Rpullup	Pull-up resistor	3.5	5.6	8.5	k Ω	–
Rpulldown	Pull-down resistor	3.5	5.6	8.5	k Ω	–
I_{IL}	Input leakage current (absolute value)	–	–	2	nA	25 °C, $V_{DD} = 3.0$ V
C_{IN}	Input capacitance	–	–	7	pF	–
Vhysttl	Input hysteresis LVTTL; $V_{DD} > 2.7$ V	25	40	C	mV	–
Vhyscmos	Input hysteresis CMOS	$0.05 \times V_{DD}$	–	–	mV	–

Table 7. GPIO AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{RiseFast1}$	Rise Time in Fast mode	2	–	12	ns	$V_{DD} = 3.3$ V/ 5.5 V, Clod = 25 pF
$T_{FallFast1}$	Fall Time in Fast mode	2	–	12	ns	$V_{DD} = 3.3$ V/ 5.5 V, Clod = 25 pF
$T_{RiseSlow1}$	Rise Time in Slow mode	10	–	60	ns	$V_{DD} = 3.3$ V/ 5.5 V, Clod = 25 pF
$T_{FallSlow1}$	Fall Time in Slow mode	10	–	60	ns	$V_{DD} = 3.3$ V/ 5.5 V, Clod = 25 pF
$T_{RiseFast2}$	Rise Time in Fast mode	2	–	20	ns	$V_{DD} = 1.8$ V, Clod = 25 pF
$T_{FallFast2}$	Fall Time in Fast mode	20	–	100	ns	$V_{DD} = 1.8$ V, Clod = 25 pF
$T_{RiseSlow2}$	Rise Time in Slow mode	2	–	20	ns	$V_{DD} = 1.8$ V, Clod = 25 pF
$T_{FallSlow2}$	Fall Time in Slow mode	20	–	100	ns	$V_{DD} = 1.8$ V, Clod = 25 pF

Note

2. V_{IH} must not exceed $V_{DD} + 0.2$ V.

nXRES
Table 8. nXRES DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	–	–	V	–
V _{IL}	Input voltage low threshold	–	–	0.3 × V _{DDD}	V	–
R _{pullup}	Pull-up resistor	3.5	5.6	8.5	kΩ	–
C _{IN}	Input capacitance	–	5	–	pF	–
V _{hysxres}	Input voltage hysteresis	–	100	–	mV	–

Table 9. nXRES AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
T _{resetwidth}	Reset pulse width	1	–	–	μs	–

Table 10. UART AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F _{UART}	UART bit rate	0.3	–	3000	kbps	–

Flash Memory Specifications
Table 11. Flash Memory Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F _{end}	Flash endurance	100K	–	–	cycles	–
F _{ret}	Flash retention. T _A ≤ 85 °C, 10 K program/erase cycles	10	–	–	years	–

Pin Description

Pin ^[3]	Type	Name	Default	Description
1	SCB/GPIO	RxD		UART Receive Pin
2	SCB/GPIO	GPIO_7	GPIO IN	GPIO Input Pin (see Table 13)
3	Power	VSSD		Digital Ground
4	GPIO	Tx_EN		UART RS485 Transmit Enable
5	GPIO	GPIO_9	GPIO IN	GPIO Input Pin (see Table 13)
6	GPIO	GPIO_10	GPIO OUT	GPIO Output Pin (see Table 13)
7	Output	POWER#		Signal to external logic to indicate USB Unconfigured state and USB Suspend
8	Output	Suspend		Indicates device in suspend mode. Can be configured as active low/high using the configuration utility.
9	Input	Wakeup		Wakeup device from suspend mode. Can be configured as active low/high using the configuration utility.
10	USBIO	USBDP		USB Data Signal Plus, integrates termination resistor and a 1.5-kΩ pull-up resistor
11	USBIO	USBDM		USB Data Signal Minus, integrates termination resistor
12	Power	VCCD		This pin should be decoupled to ground using a 1-μF capacitor or by connecting a 1.8-V supply (Internal LDO Output)
13	Power	VSSD		Digital Ground
14	Reset	nXRES		Chip Reset active, low. Can be left unconnected or have a pull up resistor connected when not in use.
15	Power	VBUS		VBUS Supply, 3.15 V to 5.25 V
16	Power	VSSD (VBUS)		Digital Ground
17	Power	VSSA		Analog Ground
18	GPIO	TXLED_0		Notification LED for SCB0 UART Tx
19	GPIO	RXLED_0		Notification LED for SCB0 UART Rx
20	SCB/GPIO	GPIO_2	GPIO OUT	GPIO Output Pin (see Table 13)
21	SCB/GPIO	RTS		SCB0 UART Hardware Flow Control
22	SCB/GPIO	CTS#		SCB0 UART Hardware Flow Control
23	SCB/GPIO	TxD		SCB0 UART Tx
24	Power	VDDD		VDDD Core

Note

- Any pin acting as an Input pin should not be left unconnected.

Figure 2. 24-pin QFN Pinout




Table 12. Serial Communication Block Configuration

Pin	Serial Port	Mode 0 ^[4]	Mode 1	Mode 2
		6-pin UART	4-pin UART	2-pin UART
1	SCB_0	RxD	RxD	RxD
20	SCB_1	DSR#	GPIO_2	GPIO_2
21	SCB_2	RTS#	RTS#	GPIO_3
22	SCB_3	CTS#	CTS#	GPIO_4
23	SCB_4	TxD	TxD	TxD
2	SCB_5	DTR#	GPIO_7	GPIO_7

Note

4. The device is configured in Mode 0 as the default. Other modes can be configured using the configuration utility provided by Cypress.

Legend




Table 13. GPIO Configuration^[5]

GPIO Configuration Option	Description
TRISTATE	I/O tristated
DRIVE 1	Output static 1
DRIVE 0	Output static 0
POWER#	This output is used to control power to an external logic through a switch to cut power off during an unconfigured USB device and USB suspend. 0 - USB device in Configured state 1 - USB device in Unconfigured state or during USB suspend mode
TXLED#	Drives LED during USB transmit
RXLED#	Drives LED during USB receive
TX or RX LED#	Drives LED during USB transmit or receive
BCD0 BCD1	Configurable battery charger detect pins to indicate the type of USB charger (SDP, CDP, or DCP) Configuration example: 00 - Draw up to 100 mA (unconfigured state) 01 - SDP (up to 500 mA) 10 - CDP/DCP (up to 1.5 A) 11 - Suspend (up to 2.5 mA) This truth table can be configured using a configuration utility
BUSDETECT	VBUS detection. Connect the VBUS to this pin through a resistor network for VBUS detection when using the BCD feature (refer to Figure 10 , Figure 11 , and Figure 12).

Note

5. These signal options can be configured on any of the available GPIO pins using the configuration utility provided by Cypress.

USB Power Configurations

The following section describes possible USB power configurations for the CY7C65223. Refer to the [Pin Description on page 14](#) for signal details.

USB Bus-Powered Configuration


Figure 3 shows an example of the CY7C65223 in a bus-powered design. The VBUS is connected directly to the CY7C65223 because it has an internal regulator.

The USB bus-powered system must comply with the following requirements:

1. The system should not draw more than 100 mA prior to USB enumeration (Unconfigured state).
2. The system should not draw more than 2.5 mA during the USB Suspend mode.
3. A high-power bus-powered system (can draw more than 100 mA when operational) must use POWER# (configured over GPIO) to keep the current consumption below 100 mA prior to USB enumeration, and 2.5 mA during USB Suspend state.
4. The system should not draw more than 500 mA from the USB host.

The configuration descriptor in the CY7C65223 flash should be updated to indicate bus power and the maximum current required by the system using the configuration utility.

Figure 3. Bus-Powered Configuration



Self-Powered Configuration


Figure 4 shows an example of CY7C65223 in a self-powered design. A self-powered system does not use the VBUS from the host to power the system, but it has its own power supply. A self-powered system has no restriction on current consumption because it does not draw any current from the VBUS.

When the VBUS is present, CY7C65223 enables an internal, 1.5-kΩ pull-up resistor on USBDP. When the VBUS is absent (USB host is powered down), CY7C65223 removes the 1.5-kΩ pull-up resistor on USBDP. This ensures that no current flows from the USBDP to the USB host through a 1.5-kΩ pull-up resistor, to comply with the USB 2.0 specification.

When reset is asserted to CY7C65223, all the I/O pins are tristated.

The configuration descriptor in the CY7C65223 flash should be updated to indicate self-power using the configuration utility.

Figure 4. Self-Powered Configuration




USB Bus-Powered with Variable I/O Voltage

Figure 5 shows CY7C65223 in a bus-powered system with variable I/O voltage. A low dropout (LDO) regulator is used to supply 1.8 V or 3.3 V, using a jumper switch the input of which is 5 V from the VBUS. Another jumper switch is used to select 1.8/3.3 V or 5 V from the VBUS for the VDDD pin of CY7C65223. This allows I/O voltage and supply to external logic to be selected among 1.8 V, 3.3 V, or 5 V.

The USB bus-powered system must comply with the following conditions:

- The system should not draw more than 100 mA prior to USB enumeration (unconfigured state)
- The system should not draw more than 2.5 mA during USB Suspend mode
- A high-power bus-powered system (can draw more than 100 mA when operational) must use POWER# (configured over GPIO) to keep the current consumption below 100 mA prior to USB enumeration and 2.5 mA during the USB Suspend state

Figure 5. USB Bus-Powered with 1.8-V, 3.3-V, or 5-V Variable I/O Voltage ^[6]


Note

6. $1.71 \text{ V} \leq \text{VDDD} \leq 1.89 \text{ V}$ - Short VCCD pin with VDDD pin; $\text{VDDD} > 2 \text{ V}$ - connect a 1- μF decoupling capacitor to the VCCD pin.

Application Examples

The following section provides CY7C65223 application examples.

USB to RS232 Bridge

CY7C65223 can connect any embedded system, with a serial port, to a host PC through USB. CY7C65223 enumerates as a COM port on the host PC.


The RS232 protocol follows bipolar signaling – that is, the output signal toggles between negative and positive polarity. The valid RS232 signal is either in the -3-V to -15-V range or in the +3-V to +15-V range, and the range between -3 V to +3 V is invalid.

In the RS232, Logic 1 is called “Mark” and it corresponds to a negative voltage range. Logic 0 is called “Space” and it corresponds to a positive voltage range. The RS232 level converter facilitates this polarity inversion and the voltage-level translation between the CY7C65223’s UART interface and RS232 signaling.

In this application, as shown in Figure 6, SUSPEND is connected to the SHDN# pin of the RS232-level converter to indicate USB suspend or USB not enumerated.

GPIO8 and GPIO9 are configured as RXLED# and TXLED# to drive two LEDs, indicating data transmit and receive.

Figure 6. USB to RS232 Bridge



USB to RS485 Bridge

CY7C65223 can be configured as USB to UART interface. This UART interface operates at TTL level and it can be converted to RS485 interface using a GPIO and any half duplex RS485 transceiver IC (to convert TTL level to RS485 level) as shown in Figure 7. This GPIO (TXDEN) enables or disables the transmission of data through RS485 transceiver IC based on availability of character in UART buffer of CY7C65223. This GPIO can be configured using Cypress USB-Serial Configuration utility. Figure 8 shows timing diagram of this GPIO.

RS485 is a multi-drop network – i.e. many devices can communicate with each other over a single two wire cable connection. The RS485 cable requires to be terminated at each end of the cable.

Figure 7. USB to RS485 Bridge





Figure 8. RS485 GPIO (TXDEN) Timing Diagram



Battery-Operated, Bus-Powered USB to MCU with Battery Charge Detection

Figure 9 illustrates CY7C65223 as a USB-to-microcontroller interface. The TXD and RXD lines are used for data transfer, and the RTS# and CTS# lines are used for handshaking. The SUSPEND pin indicates to the MCU if the device is in USB Suspend, and the WAKEUP pin is used to wake up CY7C65223, which in turn issues a remote wakeup to the USB host.

This application illustrates a battery-operated system, which is bus-powered. CY7C65223 implements the battery charger detection functionality based on the USB Battery Charging Specification, Rev. 1.2.


Battery-operated bus power systems must comply with the following conditions:

- The system can be powered from the battery (if not discharged) and can be operational if the VBUS is not connected or powered down.
- The system should not draw more than 100 mA from the VBUS prior to USB enumeration and USB Suspend.
- The system should not draw more than 500 mA for SDP and 1.5 A for CDP/DCP

To comply with the first requirement, the VBUS from the USB host is connected to the battery charger as well as to CY7C65223, as shown in Figure 9. When the VBUS is connected, CY7C65223 initiates battery charger detection and indicates the type of USB charger over BCD0 and BCD1. If the USB charger is SDP or CDP, CY7C65223 enables a 1.5-kΩ pull-up resistor on the USBDP for Full-Speed enumeration. When the VBUS is disconnected, CY7C65223 indicates an absence of the USB charger over BCD0 and BCD1, and removes the 1.5-kΩ pull-up resistor on USBDP. Removing this resistor ensures that no current flows from the supply to the USB host through the USBDP, to comply with the USB 2.0 specification.

To comply with the second and third requirements, two signals (BCD0 and BCD1) are configured over GPIO to communicate the type of USB host charger and the amount of current it can draw from the battery charger. BCD0 and BCD1 signals can be configured using the configuration utility.

Figure 9. USB to MCU Interface with Battery Charge Detection^[7, 8, 9]




Notes

7. Add a 100-kΩ pull-down resistor on the V_{BUS} pin for quick discharge.
8. Refer Figure 10, Figure 11, Figure 12 and the corresponding descriptions for handling VBUS Over Voltage Protection (OVP).
9. BCD and BUSDETECT functionality are not enabled by default. USB-Serial Configuration Utility is provided to enable BCD and BUSDETECT functionality.


In a battery charger system, a 9-V spike on the VBUS is possible. The CY7C65223 VBUS pin is intolerant to voltage above 6 V. In the absence of over-voltage protection (OVP) on the VBUS line, the VBUS should be connected to BUSDETECT (GPIO configured) using the resistive network and the output of the battery charger to the VBUS pin of CY7C65223, as shown in Figure 10.

Figure 10. 9 V Tolerant



When the VBUS and VDDD are at the same voltage potential, the VBUS can be connected to the GPIO using a series resistor (R_s) (see Figure 11). If there is a charger failure and the VBUS becomes 9 V, then the 10-k Ω resistor plays two roles. It reduces the amount of current flowing into the forward-biased diodes in the GPIO, and it reduces the voltage seen on the pad.

Figure 11. GPIO VBUS Detection, VBUS = VDDD




When the VBUS > VDDD, a resistor voltage divider is required to reduce the voltage from the VBUS down to VDDD for the GPIO sensing the VBUS voltage (see Figure 12). The resistors should be sized as follows:

$$R_1 \geq 10 \text{ k}$$

$$R_2 / (R_1 + R_2) = V_{DDD} / V_{BUS}$$

The first condition limits the voltage and current for the charger failure situation, as described in the previous paragraph, while the second condition allows for normal-operation VBUS detection.

Figure 12. GPIO VBUS Detection, VBUS > VDDD




Ordering Information

Table 14 lists the key package features and ordering codes of the CY7C65223. For more information, contact your local sales representative.

Table 14. Key Features and Ordering Information

Package	Ordering Code	Operating Range
24-pin QFN (4.00 × 4.00 × 0.55 mm, 0.5 mm pitch) (Pb-free)	CY7C65223-24LTXI	Industrial
24-pin QFN (4.00 × 4.00 × 0.55 mm, 0.5 mm pitch) (Pb-free) – Tape and Reel	CY7C65223-24LTXIT	Industrial


Ordering Code Definitions



Package Information

Support currently is planned for the 24-pin QFN package.

Figure 13. 24-pin QFN 4 mm × 4 mm × 0.55 mm LQ24A 2.65 × 2.65 EPAD (Sawn)



NOTES :

1. HATCH IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT : 29 ± 3 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *H

Table 15. Package Characteristics

Parameter	Description	Min	Typ	Max	Units
T _A	Operating ambient temperature	-40	25	85	°C
THJ	Package θ _{JA}	-	18.4	-	°C/W

Table 16. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
24-pin QFN	260 °C	30 seconds

Table 17. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
24-pin QFN	MSL 3

Acronyms

Table 18. Acronyms Used in this Document

Acronym	Description
BCD	battery charger detection
CDC	communication driver class
CDP	charging downstream port
DCP	dedicated charging port
DLL	dynamic link library
ESD	electrostatic discharge
GPIO	general purpose input/output
HBM	human-body model
MCU	microcontroller unit
OSC	oscillator
PHDC	personal health care device class
PID	product identification
SCB	serial communication block
SDP	standard downstream port
SIE	serial interface engine
VCOM	virtual communication port
USB	Universal Serial Bus
UART	universal asynchronous receiver transmitter
VID	vendor identification

Document Conventions

Units of Measure

Table 19. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
DMIPS	Dhrystone million instructions per second
kΩ	kilo-ohm
KB	kilobyte
kHz	kilohertz
kV	kilovolt
Mbps	megabits per second
MHz	megahertz
mm	millimeter
V	volt

Errata

This section describes the errata for the CY7C65223 USB-Serial family. Details include errata trigger conditions, scope of impact, and available workaround.

Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number	Device Characteristics
CY7C65223	All Variants

Qualification Status

Production

Errata Summary

The following table defines the errata applicability to available USB-Serial devices.

Items	Affected Part Number	Fix Status
[1.] USB-Serial does not report UART Frame errors.	CY7C65223	No Fix
[2.] USB-Serial does not report MARK or SPACE Parity errors.	CY7C65223	No Fix

1. USB-Serial does not report UART Frame errors.	
Problem Definition	USB-Serial does not report UART Frame Errors while receiving UART data when the number of stop bits is set as 1.
Parameters Affected	NA
Trigger Condition(s)	USB-Serial fails to report a UART Frame error when the number of stop bits is set as 1. It correctly reports the error when the stop bits is not 1.
Scope of Impact	No impact
Workaround	No workaround. In general, applications using UART will have to include checksum or CRC in the data to ensure frame integrity.
Fix Status	No fix

2. USB-Serial does not report MARK or SPACE Parity errors.	
Problem Definition	USB-Serial does not report UART Parity error while receiving the data when configured for MARK or SPACE parity.
Parameters Affected	NA
Trigger Condition(s)	USB Serial fails to report UART Parity errors while receiving data when configured for MARK or SPACE parity. Note that USB-Serial detects parity errors when configured for ODD or EVEN parity settings.
Scope of Impact	No impact
Workaround	No workaround. In general, applications using UART will have to include checksum or CRC in the data to ensure frame integrity.
Fix Status	No fix

Document History Page

Document Title: CY7C65223, USB-UART Single Channel Bridge Controller Document Number: 002-31599			
Revision	ECN	Submission Date	Description of Change
**	7021631	11/26/2020	Final datasheet to NSO.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Code Examples](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.