## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

## 8-Mbit ( $512 \mathrm{~K} \times 16$ ) Static RAM

## Features

- Temperature ranges

口 $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
■ High speed
$\square \mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$

- Low active power
$\square I_{C C}=110 \mathrm{~mA}$ at $\mathrm{f}=100 \mathrm{MHz}$
■ Low CMOS standby power
$\square I_{S B 2}=20 \mathrm{~mA}$
- 2.0-V data retention

■ Automatic power-down when deselected
■ Transistor-transistor logic (TTL)-compatible inputs and outputs

- Easy memory expansion with $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ features
- Available in Pb-free 48-ball fine ball grid array (FBGA) and 44-pin thin small outline package (TSOP) II packages


## Functional Description

The CY7C1051DV33 is a high performance CMOS Static RAM organized as 512 K words by 16 -bits.
To write to the device, take Chip Enable ( $\overline{\mathrm{CE}})$ and Write Enable ( $\overline{\mathrm{WE}}$ ) inputs LOW. If Byte LOW Enable ( $\overline{\mathrm{BLE}}$ ) is LOW, then data from I/O pins ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ ), is written into the location specified on the address pins $\left(\mathrm{A}_{0}-\mathrm{A}_{18}\right)$. If Byte HIGH Enable ( $\overline{\mathrm{BHE}}$ ) is LOW, then data from I/O pins $\left(1 / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{15}\right)$ is written into the location specified on the address pins $\left(\mathrm{A}_{0}-\mathrm{A}_{18}\right)$.
To read from the device, take Chip Enable ( $\overline{\mathrm{CE}})$ and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable ( $\overline{\mathrm{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appears on $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$. If Byte HIGH Enable ( $\overline{\mathrm{BHE}}$ ) is LOW, then data from memory appears on $\mathrm{I} / \mathrm{O}_{8}$ to $\mathrm{I} / \mathrm{O}_{15}$. See the Truth Table on page 10 for a complete description of read and write modes.
The input/output pins $\left(1 / \mathrm{O}_{0}-1 / \mathrm{O}_{15}\right)$ are placed in a high-impedance state when the device is deselected ( $\overline{\text { CE HIGH) }}$ ), the outputs are disabled ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ), the BHE and BLE are disabled ( $\overline{\mathrm{BHE}}, \overline{\mathrm{BLE}} \mathrm{HIGH}$ ), or a write operation ( $\overline{\mathrm{CE}}$ LOW, and WE LOW) is in progress.
The CY7C1051DV33 is available in a 44-pin TSOP II package with center power and ground (revolutionary) pinout and a 48-ball FBGA package.
For a complete list of related documentation, click here.

## Logic Block Diagram



## Contents

Pin Configurations ..... 3
Selection Guide ..... 3
Maximum Ratings ..... 4
Operating Range ..... 4
DC Electrical Characteristics ..... 4
Capacitance ..... 4
Thermal Resistance ..... 4
AC Test Loads and Waveforms ..... 5
Data Retention Characteristics ..... 5
Data Retention Waveform ..... 5
AC Switching Characteristics ..... 6
Switching Waveforms ..... 7
Truth Table ..... 10
Ordering Information ..... 11
Ordering Code Definitions ..... 11
Package Diagrams ..... 12
Acronyms ..... 13
Document Conventions ..... 13
Units of Measure ..... 13
Document History Page ..... 14
Sales, Solutions, and Legal Information ..... 15
Worldwide Sales and Design Support ..... 15
Products ..... 15
PSoC® Solutions ..... 15
Cypress Developer Community ..... 15
Technical Support ..... 15

## Pin Configurations

Figure 1. Pin Diagram - 48-ball FBGA (Top View) ${ }^{[1]}$


Figure 2. Pin Diagram - 44-Pin TSOP II (Top View) ${ }^{[1]}$


## Selection Guide

| Description | $\mathbf{- 1 0}$ | $\mathbf{- 1 2}$ | Unit |
| :--- | :---: | :---: | :---: |
| Maximum access time | 10 | 12 | ns |
| Maximum operating current | 110 | 100 | mA |
| Maximum CMOS standby current | 20 | 20 | mA |

## Note

1. NC pins are not connected on the die.

CY7C1051DV33

## Maximum Ratings

Exceeding the maximum ratings may shorten the useful life of the device. These user guidelines are not tested.
Storage temperature $\qquad$ .$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with
power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage on $\mathrm{V}_{\mathrm{CC}}$ to relative $\mathrm{GND}^{[2]} \ldots .-0.5 \mathrm{~V}$ to +4.6 V
DC voltage applied to outputs
in high-Z state ${ }^{[2]}$ $\qquad$ -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
DC input voltage ${ }^{[2]}$............................... -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Current into outputs (LOW) $\qquad$ 20 mA

Static discharge voltage............................................>2001 V
(per MIL-STD-883, Method 3015)
Latch-up current
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ | Speed |
| :--- | :---: | :---: | :---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 10 ns |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 12 ns |

## DC Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | -10 |  | -12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | Min $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | Min $\mathrm{V}_{\mathrm{CC}}, \mathrm{l}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{[2]}$ | Input HIGH voltage |  | 2.0 | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}{ }^{[2]}$ | Input LOW voltage |  | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input leakage current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output leakage current | GND $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $I_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ operating supply current | $f=f_{\text {MAX }}=1 / t_{\text {RC }}$ | - | 110 | - | 100 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE power down current -TTL inputs | $\begin{aligned} & \operatorname{Max}_{V_{C C}}, \overline{C E} \geq V_{I H} \\ & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L}, f=f_{M A X} \end{aligned}$ | - | 40 | - | 35 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power Down Current -CMOS Inputs | $\begin{aligned} & \operatorname{Max}^{V_{C C}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{Vor}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f} \\ & =0 \end{aligned}$ | - | 20 | - | 20 | mA |

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 12 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | $\mathrm{I} / \mathrm{O}$ capacitance |  | 12 | pF |

## Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | FBGA <br> Package | TSOP II <br> Package | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance <br> (Junction to ambient) | Still air, soldered on a 3 $\times 4.5$ inch, <br> four-layer printed circuit board | 28.31 | 51.43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 11.4 | 15.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

Note
2. $\mathrm{V}_{\mathrm{IL}(\min )}=-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}(\max )}=\mathrm{V}_{\mathrm{CC}}+2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .

## AC Test Loads and Waveforms

AC characteristics (except High-Z) are tested using the load conditions shown in Figure 3 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).

Figure 3. AC Test Loads and Waveforms


High-Z Characteristics

(c)

## Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions $^{[3]}$ | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention |  | 2.0 | - | V |
| $\mathrm{I}_{\mathrm{CCDR}}$ | Data Retention Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$, | - | 20 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[4]}$ | $\begin{array}{l}\text { Chip Deselect to Data } \\ \text { Retention Time }\end{array}$ | $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}$ |  |  |  |$)$

## Data Retention Waveform



## Notes

. No inputs may exceed $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
4. Full device operation requires linear $\mathrm{V}_{\mathrm{CC}}$ ramp from $\mathrm{V}_{\mathrm{DR}}$ to $\mathrm{V}_{\mathrm{CC}}(\min ) \geq 50 \mu \mathrm{~s}$ or stable at $\mathrm{V}_{\mathrm{CC}}(\min ) \geq 50 \mu \mathrm{~s}$.

## AC Switching Characteristics

Over the Operating Range ${ }^{[5]}$

| Parameter | Description | -10 |  | -12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}{ }^{\text {[6] }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the First Access | 100 | - | 100 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 | - | 12 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid | - | 10 | - | 12 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 2.5 | - | 2.5 | - | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid | - | 10 | - | 12 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid | - | 5 | - | 6 | ns |
| tızoe | $\overline{\mathrm{OE}}$ LOW to Low-Z | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High-Z ${ }^{[7,8]}$ | - | 5 | - | 6 | ns |
| tıZCE | $\overline{\mathrm{CE}}$ LOW to Low-Z ${ }^{[8]}$ | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High-Z ${ }^{[7,8]}$ | - | 5 | - | 6 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power Up | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power Down }}$ | - | 10 | - | 12 | ns |
| $\mathrm{t}_{\text {DBE }}$ | Byte Enable to Data Valid | - | 5 | - | 6 | ns |
| t LZBE | Byte Enable to Low-Z | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {HZBE }}$ | Byte Disable to High-Z | - | 5 | - | 6 | ns |
| Write Cycle ${ }^{[9,10]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 | - | 12 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 7 | - | 8 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Setup to Write End | 7 | - | 8 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Write Start | 0 | - | 0 | - | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 7 | - | 8 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Setup to Write End | 5 | - | 6 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 | - | 0 | - | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low-Z ${ }^{[8]}$ | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High-Z ${ }^{[7,8]}$ | - | 5 |  | 6 | ns |
| $\mathrm{t}_{\mathrm{BW}}$ | Byte Enable to End of Write | 7 | - | 8 | - | ns |

[^0]
## Switching Waveforms

Figure 4. Read Cycle No. $1^{[11,12]}$


Figure 5. Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[12,13]}$


[^1]Switching Waveforms (continued)
Figure 6. Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[14,15]}$


Figure 7. Write Cycle No. 2 ( $\overline{\mathrm{BLE}}$ or $\overline{\mathrm{BHE}}$ Controlled)


## Notes

14. Data $\mathrm{I} / \mathrm{O}$ is high-impedance if $\overline{\mathrm{OE}}$, or $\overline{\mathrm{BHE}}, \overline{\mathrm{BLE}}$, or both $=\mathrm{V}_{\mathrm{IH}}$
15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Figure 8. Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[16]}$


Note
16. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) is the sum of $t_{\text {HZWE }}$ and $\mathrm{t}_{\mathrm{SD}}$

CY7C1051DV33

## Truth Table

| $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | $\overline{\text { BLE }}$ | $\overline{\text { BHE }}$ | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | $1 / \mathrm{O}_{8}-1 / \mathrm{O}_{15}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High-Z | High-Z | Power Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | L | L | Data Out | Data Out | Read All Bits | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | L | H | Data Out | High-Z | Read Lower Bits Only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | H | L | High-Z | Data Out | Read Upper Bits Only | Active (ICC) |
| L | X | L | L | L | Data In | Data In | Write All Bits | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | X | L | L | H | Data In | High-Z | Write Lower Bits Only | Active (ICC) |
| L | X | L | H | L | High-Z | Data In | Write Upper Bits Only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | H | X | X | High-Z | High-Z | Selected, Outputs Disabled | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

## Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :---: |
| 10 | CY7C1051DV33-10BAXI | $51-85193$ | $48-$ ball FBGA (Pb-free) | Industrial |
|  | CY7C1051DV33-10ZSXI | $51-85087$ | $44-$ pin TSOP II (Pb-free) |  |
| 12 | CY7C1051DV33-12ZSXI | $51-85087$ | $44-$ pin TSOP II (Pb-free) | Industrial |

Contact your local Cypress sales representative for availability of these parts.

## Ordering Code Definitions

(

## Package Diagrams

Figure 9. 48 -Ball FBGA ( $6 \times 8 \times 1.2 \mathrm{~mm}$ ), $51-85193$


## Package Diagrams (continued)

Figure 10. 44-Pin Thin Small Outline Package Type II, 51-85087


## Acronyms

| Acronym | Description |
| :--- | :--- |
| CE | chip enable |
| CMOS | complementary metal oxide semiconductor |
| I/O | input/output |
| OE | output enable |
| SRAM | static random access memory |
| SOJ | small outline J-lead |
| TSOP | thin small outline package |
| VFBGA | very fine-pitch ball grid array |

Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ns | nanosecond |
| V | volt |
| $\mu \mathrm{A}$ | microampere |
| mA | milliampere |
| mV | millivolt |
| mW | milliwatt |
| MHz | megahertz |
| pF | picofarad |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| W | watt |

## Document History Page

| Document Title: CY7C1051DV33, 8-Mbit (512 K $\times 16$ ) Static RAM Document Number: 001-00063 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 342195 | PCI | See ECN | New Datasheet |
| *A | 380574 | SYT | See ECN | Redefined $\mathrm{I}_{\mathrm{CC}}$ values for Com'I and Ind'I temperature ranges $\mathrm{I}_{\mathrm{CC}}$ (Com'l): Changed from 110, 90 and 80 mA to 110,100 and 95 mA for 8, 10 and 12 ns speed bins respectively <br> $\mathrm{I}_{\mathrm{CC}}$ (Ind'I): Changed from 110, 90 and 80 mA to 120,110 and 105 mA for 8, 10 and 12 ns speed bins respectively Changed the Capacitance values from 8 pF to 10 pF on Page \# 3 |
| *B | 485796 | NXR | See ECN | Changed address of Cypress Semiconductor Corporation on Page\# 1 from "3901 North First Street" to "198 Champion Court" <br> Removed -8 and -12 Speed bins from product offering, <br> Removed Commercial Operating Range option, <br> Modified Maximum Ratings for DC input voltage from -0.5 V to -0.3 V and $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ <br> Changed the Description of $\mathrm{I}_{\mathrm{IX}}$ from Input Load Current to Input Leakage Current. <br> Changed $\mathrm{t}_{\text {HZBE }}$ from 5 ns to 6 ns <br> Updated footnote \#7 on High-Z parameter measurement <br> Added footnote \#11 <br> Updated the Ordering Information table and Replaced Package Name column with Package Diagram. |
| *C | 866000 | NXR | See ECN | Changed ball E3 from $\mathrm{V}_{\text {SS }}$ to NC in FBGA pin configuration |
| *D | 1513285 | VKN/AESA | See ECN | Converted from preliminary to final Changed $t_{\text {HZBE }}$ from 6 ns to 5 ns for 10 ns speed bin Added 12 ns speed bin Changed $\mathrm{t}_{\mathrm{OHA}}$ spec from 3 ns to 2.5 ns Updated Ordering information table |
| *E | 2911009 | VKN | 04/12/10 | Replaced 48-Ball ( $7 \times 8.5 \times 1.2 \mathrm{~mm}$ ) FBGA with 48 -Ball ( $6 \times 8 \times 1.2 \mathrm{~mm}$ ) FBGA, Updated Package diagrams, Updated ordering information. |
| *F | 3086522 | PRAS | 11/15/2010 | Included Auto-E information (preliminary) in Ordering Information. |
| *G | 3112625 | AJU | 12/16/2010 | Added Ordering Code Definitions. |
| * H | 3369149 | TAVA | 09/12/2011 | Removed all references to Automotive information. |
| * | 4530449 | MEMJ | 10/10/2014 | Updated Switching Waveforms: <br> Added Note 16 and referred the same note in Figure 8. <br> Updated Package Diagrams: <br> spec 51-85087 - Changed revision from *D to *E. <br> Updated in new template. <br> Completing Sunset Review. |
| *J | 4578447 | MEMJ | 01/16/2015 | Added related documentation hyperlink in page 1. <br> Removed the prune part number CY7C1051DV33-12BAXI in Ordering Information. |

CY7C1051DV33

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| Memory | cypress.com/go/memory |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC ${ }^{\circledR}$ Solutions<br>psoc.cypress.com/solutions<br>PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP<br>Cypress Developer Community<br>Community | Forums | Blogs | Video | Training

## Technical Support

cypress.com/go/support



 application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



 the express written permission of Cypress.



 assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V .
    6. $t_{\text {POWER }}$ gives the minimum amount of time that the power supply must be at typical $\mathrm{V}_{\mathrm{Cc}}$ values until the first memory access can be performed.
    7. $t_{H Z O E}, t_{H Z C E}, t_{H Z B E}$ and $t_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (d) of "AC Test Loads and Waveforms" on page 5 . Transition is measured when the outputs enter a high impedance state.
    8. At any temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{L Z C E}, t_{H Z O E}$ is less than $t_{L Z O E}, t_{\text {HZBE }}$ is less than $t_{L Z B E}$, and $t_{H Z W E}$ is less than $t_{L Z W E}$ for any device.
    9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW, and $\overline{W E}$ LOW. CE and $\overline{W E}$ must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must refer to the leading edge of the signal that terminates the write.
    10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) is the sum of $\mathrm{t}_{\mathrm{HZWE}}$ and $\mathrm{t}_{\mathrm{SD}}$.

[^1]:    Notes
    11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{BHE}}, \overline{\mathrm{BLE}}$, or both $=\mathrm{V}_{\mathrm{IL}}$.
    12. WE is HIGH for Read cycle.
    13. Address valid before or coincident with $\overline{\mathrm{CE}}$ transition LOW.

