



# 4-Mbit (256 K × 16) Static RAM

#### **Features**

- Temperature ranges
  □ Automotive-E: -40 °C to 125 °C
- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power

  □ 468 mW (max)
- 2.0 V data retention
- Automatic power down when deselected
- Independent control of upper and lower bits
- Easy memory expansion with Chip Enable (CE) and Output Enable (OE) features
- Available in Pb-free 48-ball grid array (BGA) package

#### **Functional Description**

The CY7C1041CV33 Automotive is a high performance complementary metal oxide semiconductor (CMOS) static RAM organized as 262,144 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.


To write to the device, take  $\overline{\text{CE}}$  and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).


To read from the device, take  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  LOW while forcing the Write Enable (WE) HIGH. If  $\overline{\text{BLE}}$  is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. For more information, see the Truth Table on page 10 for a complete description of Read and Write modes.

The input and output pins (I/O $_0$  through I/O $_{15}$ ) are <u>placed</u> in a high impedance state when <u>the</u> device is des<u>elected</u> (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), the BHE and <u>BLE</u> are <u>disabled</u> (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

For a complete list of related resources, click here.

## **Logic Block Diagram**







#### **Contents**


Pin Configuration	3
Selection Guide	
Maximum Ratings	
Operating Range	4
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagrams	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	15



## **Pin Configuration**

Figure 1. 48 ball BGA pinout [1]



### **Selection Guide**

Description	-10	Unit	
Maximum access time		10	ns
Maximum operating current Aut	tomotive-E	130	mA
Maximum CMOS standby current Aut	tomotive-E	15	mA

#### Note

<sup>1.</sup> NC pins are not connected on the die.



## **Maximum Ratings**

DC input voltage [2]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub>	
Automotive-E	–40 °C to +125 °C	$3.3~V\pm10\%$	

#### **Electrical Characteristics**

Over the Operating Range

Doromotor	Decarintian	Test Condition	Test Conditions			Unit
Parameter	Description	rest Conditions	rest conditions		Max	Oilit
V <sub>OH</sub>	Output HIGH voltage	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	_	V
$V_{OL}$	Output LOW voltage	$V_{CC}$ = Min, $I_{OL}$ = 8.0 mA		-	0.4	V
$V_{IH}$	Input HIGH voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage [2]			-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$	-20	+20	μΑ	
I <sub>OZ</sub>	Output leakage current	$\begin{aligned} & \text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}, \\ & \text{Output disabled} \end{aligned}$	Automotive-E	-20	+20	μА
Icc	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{RC}$	Automotive-E	-	130	mA
I <sub>SB1</sub>	Automatic CE power down current – TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}},  \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}},  \text{f} = \text{f}_{\text{MAX}} \end{aligned}$	Automotive-E	_	45	mA
I <sub>SB2</sub>	Automatic CE power down current – CMOS inputs	$\begin{array}{l} \text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0.3 \ \text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3 \ \text{V}, \ \text{or} \\ \text{V}_{\text{IN}} \leq 0.3 \ \text{V}, \ \text{f} = 0 \end{array}$	Automotive-E	_	15	mA

#### Note

<sup>2.</sup>  $V_{IL}$  (min) = -2.0 V for pulse durations of less than 20 ns.



## Capacitance


Parameter [3]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF


### **Thermal Resistance**

Parameter [3]	Description	Test Conditions	48-ball BGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	38.15	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)		9.15	°C/W


#### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms [4]





#### High-Z characteristics:



#### Notes

- ${\it 3. \ \ } Tested \ initially \ and \ after \ any \ design \ or \ process \ changes \ that \ may \ affect \ these \ parameters.$
- 4. AC characteristics (except High Z) for 10-ns parts are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested using the test load shown in Figure 2 (c).



## **Switching Characteristics**

Over the Operating Range

<b>D</b> [5]	Book to the	-	10	11.14
Parameter [5]	Description	Min	Max	Unit
Read Cycle		<u>.</u>		
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (typical) to the first access	100	_	μS
t <sub>RC</sub>	Read cycle time	10	_	ns
t <sub>AA</sub>	Address to data valid	_	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	10	ns
t <sub>DOE</sub>	OE LOW to data valid	_	6	ns
t <sub>LZOE</sub>	OE LOW to Low Z [7]	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [7, 8]	_	5	ns
t <sub>LZCE</sub>	CE LOW to Low Z [7]	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [7, 8]	_	5	ns
t <sub>PU</sub>	CE LOW to power up	0	_	ns
t <sub>PD</sub>	CE HIGH to power down	_	10	ns
t <sub>DBE</sub>	Byte enable to data valid	_	6	ns
t <sub>LZBE</sub>	Byte enable to Low Z	0	_	ns
t <sub>HZBE</sub>	Byte disable to High Z	_	6	ns
Write Cycle [9,	10]			
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [7]	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [7, 8]	_	5	ns
t <sub>BW</sub>	Byte enable to end of write	7	_	ns

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.

  6. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.

  7. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any device.

  8. t<sub>HZOE</sub>, t<sub>HZBE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of Figure 2 on page 5. Transition is measured ±500 mV from steady state voltage.

  9. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW, and BHE/BLE LOW. CE, WE, and BHE/BLE must be LOW to initiate a write. The transition of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.

  10. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 3. Read Cycle No. 1 (Address Transition Controlled) [11, 12]





Figure 4. Read Cycle No. 2 (OE Controlled) [12, 13]



#### Notes

<sup>11. &</sup>lt;u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IL}$ .

<sup>12.</sup> WE is HIGH for read cycle.

<sup>13.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



## Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 (CE Controlled) [14, 15]





Figure 6. Write Cycle No. 2 (BLE or BHE Controlled)



#### Notes

<sup>14.</sup> Data I/O is high impedance if OE, BHE, and/or BLE = V<sub>IH</sub>.

15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



## Switching Waveforms (continued)

ADDRESS

CE

tsce

that the temperature of the temp

Figure 7. Write Cycle No. 3 (WE Controlled, LOW)



## **Truth Table**


CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read – lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read – upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High Z	Write – lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data In	Write – upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1041CV33-10BAJXE	001-85259	48-ball BGA (Pb-free)	Automotive-E


#### **Ordering Code Definitions**





### **Package Diagrams**

Figure 8. 48-ball FBGA (6 × 8 × 1.2 mm) BA48M/BK48M (0.35 mm Ball Diameter) Package Outline, 001-85259



001-85259 \*A



## **Acronyms**

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
I/O	Input/Output
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ms	millisecond			
mV	millivolt			
mW	milliwatt			
ns	nanosecond			
%	percent			
pF	picofarad			
V	volt			
W	watt			



## **Document History Page**

Document Title: CY7C1041CV33 Automotive, 4-Mbit (256 K × 16) Static RAM Document Number: 001-86495					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	3925192	TAVA	04/04/2013	New data sheet.	
*A	4103029	MEMJ	08/23/2013	Changed status from Preliminary to Final.  Updated Ordering Information: No change in part numbers. Replaced "51-85087" with "001-85259" in "Package Diagram" column.  Updated Package Diagrams: spec 001-85259 – Changed revision from ** to *A.  Updated in new template.	
*B	4396000	VINI	06/02/2014	No technical updates.  Completing Sunset Review.	
*C	4724503	PSR	04/14/2015	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated to new template. Completing Sunset Review.	
*D	6003585	AESATP12	12/22/2017	Updated logo and copyright.	



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless Connectivity

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Cypress.com/memory

Microcontrollers

Cypress.com/memory

Cypress.com/memory

Cypress.com/memory

Cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-86495 Rev. \*D Revised December 22, 2017 Page 15 of 15