## Features

- Temperature ranges

口 Automotive-E: $-40^{\circ} \mathrm{C}$ to $125{ }^{\circ} \mathrm{C}$

- High speed
$\square \mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- Low active power口 468 mW (max)
- 2.0 V data retention
- Automatic power down when deselected

■ Independent control of upper and lower bits

- Easy memory expansion with Chip Enable ( $\overline{\mathrm{CE}})$ and Output Enable (OE) features
■ Available in Pb-free 48-ball grid array (BGA) package


## Functional Description

The CY7C1041CV33 Automotive is a high performance complementary metal oxide semiconductor (CMOS) static RAM organized as 262,144 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.
To write to the device, take $\overline{\mathrm{CE}}$ and Write Enable ( $\overline{\mathrm{WE}}$ ) inputs LOW. If Byte Low Enable ( $\overline{\mathrm{BLE}}$ ) is LOW, then data from I/O pins ( $I / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ), is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ). If Byte High Enable ( $\overline{\mathrm{BHE}}$ ) is LOW, then data from I/O pins ( $I / \mathrm{O}_{8}$ through $I / \mathrm{O}_{15}$ ) is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
To read from the device, take $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ LOW while forcing the Write Enable (WE) HIGH. If BLE is LOW, then data from the memory location specified by the address pins appear on $I / \mathrm{O}_{0}$ to $\mathrm{I} / \mathrm{O}_{7}$. If Byte High Enable ( $\left.\overline{\mathrm{BHE}}\right)$ is LOW, then data from memory appears on $\mathrm{I} / \mathrm{O}_{8}$ to $\mathrm{I} / \mathrm{O}_{15}$. For more information, see the Truth Table on page 10 for a complete description of Read and Write modes.
The input and output pins $\left(1 / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{15}\right)$ are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled ( $\overline{\mathrm{BHE}}, \overline{\mathrm{BLE}} \mathrm{HIGH}$ ), or during a write operation (CE LOW and WE LOW).
For a complete list of related resources, click here.

## Logic Block Diagram



## Contents

Pin Configuration ..... 3
Selection Guide .....  3
Maximum Ratings ..... 4
Operating Range ..... 4
Electrical Characteristics ..... 4
Capacitance ..... 5
Thermal Resistance ..... 5
AC Test Loads and Waveforms ..... 5
Switching Characteristics ..... 6
Switching Waveforms ..... 7
Truth Table ..... 10
Ordering Information ..... 11
Ordering Code Definitions ..... 11
Package Diagrams ..... 12
Acronyms ..... 13
Document Conventions ..... 13
Units of Measure ..... 13
Document History Page ..... 14
Sales, Solutions, and Legal Information ..... 15
Worldwide Sales and Design Support ..... 15
Products ..... 15
PSoC® Solutions ..... 15
Cypress Developer Community ..... 15
Technical Support ..... 15

## Pin Configuration

Figure 1. 48 ball BGA pinout ${ }^{[1]}$


## Selection Guide

| Description | $\mathbf{- 1 0}$ | Unit |  |
| :--- | :--- | :---: | :---: |
| Maximum access time | Automotive-E | 130 | mA |
| Maximum operating current | Automotive-E | 15 | mA |
| Maximum CMOS standby current |  | 10 | ns |

Note

1. NC pins are not connected on the die.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage on $\mathrm{V}_{\mathrm{CC}}$
relative to GND ${ }^{[2]}$ $\qquad$ -0.5 V to +4.6 V
DC voltage applied to outputs
in High Z state ${ }^{[2]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC input voltage ${ }^{[2]}$............................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into outputs (LOW) ........................................ 20 mA
Static discharge voltage
(MIL-STD-883, method 3015) .................................. > 2001 V
Latch up current .......................................... $>200 \mathrm{~mA}$

Operating Range

| Range | Ambient Temperature $\left(\mathbf{T}_{\mathbf{A}}\right)$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Automotive-E | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions |  | -10 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage ${ }^{\text {2] }}$ |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input leakage current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | Automotive-E | -20 | +20 | $\mu \mathrm{A}$ |
| loz | Output leakage current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{Cc}}$, Output disabled | Automotive-E | -20 | +20 | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\text {CC }}$ operating supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Automotive-E | - | 130 | mA |
| ${ }^{\text {SB1 }}$ | Automatic CE power down current - TTL Inputs | $\begin{aligned} & \operatorname{Max}_{V_{C C}}, \overline{C E} \geq V_{\text {IH }}, \\ & V_{\text {IN }} \geq V_{I H} \text { or } V_{\text {IN }} \leq V_{\text {IL }}, f=f_{\text {MAX }} \\ & \hline \end{aligned}$ | Automotive-E | - | 45 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE power down current - CMOS inputs | $\begin{aligned} & \operatorname{Max}^{V_{C C}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | Automotive-E | - | 15 | mA |

[^0]
## Capacitance

| Parameter $^{[3]}$ | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ |  | Output capacitance |  | 8 |

## Thermal Resistance

| Parameter ${ }^{[3]}$ | Description | Test Conditions | 48-ball BGA | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\Theta_{\text {JA }}$ | Thermal resistance <br> (junction to ambient) | Still air, soldered on a 3 $\times 4.5$ inch, four-layer printed circuit <br> board | 38.15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Thermal resistance <br> (junction to case) |  | 9.15 |
| $\Theta_{\text {JC }}$ |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms ${ }^{[4]}$

(a)


High-Z characteristics:

(c)

## Notes

3. Tested initially and after any design or process changes that may affect these parameters.
4. AC characteristics (except High Z) for 10 -ns parts are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested using the test load shown in Figure 2 (c).

## Switching Characteristics

Over the Operating Range

| Parameter ${ }^{[5]}$ | Description | -10 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle |  |  |  |  |
| $\mathrm{t}_{\text {power }}{ }^{\text {[6] }}$ | $\mathrm{V}_{\text {CC }}$ (typical) to the first access | 100 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 10 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid | - | 10 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data hold from address change | 3 | - | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to data valid | - | 10 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW }}$ to data valid | - | 6 | ns |
| tizoe | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 0 | - | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z ${ }^{[7, ~ 8]}$ | - | 5 | ns |
| $t_{\text {LzCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 | - | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High Z ${ }^{[7,8]}$ | - | 5 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to power up | 0 | - | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to power down | - | 10 | ns |
| $\mathrm{t}_{\text {dbe }}$ | Byte enable to data valid | - | 6 | ns |
| $t_{\text {tzbe }}$ | Byte enable to Low Z | 0 | - | ns |
| $t_{\text {HZBE }}$ | Byte disable to High Z | - | 6 | ns |
| Write Cycle ${ }^{[9,10]}$ |  |  |  |  |
| $\mathrm{t}_{\text {Wc }}$ | Write cycle time | 10 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to write end | 7 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address setup to write end | 7 | - | ns |
| $\mathrm{t}_{\text {HA }}$ | Address hold from write end | 0 | - | ns |
| $\mathrm{t}_{\text {SA }}$ | Address setup to write start | 0 | - | ns |
| tPWE | $\overline{\text { WE }}$ pulse width | 7 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to write end | 5 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 | - | ns |
| tIZWE | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 | - | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $Z^{[7,8]}$ | - | 5 | ns |
| $\mathrm{t}_{\mathrm{BW}}$ | Byte enable to end of write | 7 | - | ns |

[^1]
## Switching Waveforms

Figure 3. Read Cycle No. 1 (Address Transition Controlled) ${ }^{[11,12]}$


Figure 4. Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[12,13]}$


[^2]Switching Waveforms (continued)
Figure 5. Write Cycle No. 1 ( $\overline{C E}$ Controlled) ${ }^{[14,15]}$


Figure 6. Write Cycle No. 2 ( $\overline{\mathrm{BLE}}$ or $\overline{\mathrm{BHE}}$ Controlled)


[^3]
## Switching Waveforms (continued)

Figure 7. Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, LOW)


## Truth Table

| $\overline{\text { CE }}$ | $\overline{\mathrm{OE}}$ | $\overline{W E}$ | $\overline{\text { BLE }}$ | $\overline{\text { BHE }}$ | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | $\mathrm{I} / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{15}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High Z | High Z | Power down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | L | L | Data Out | Data Out | Read - all bits | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | L | H | Data Out | High Z | Read - lower bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | H | L | High Z | Data Out | Read - upper bits only | Active ( $\mathrm{l}_{\text {cc }}$ ) |
| L | X | L | L | L | Data In | Data In | Write - all bits | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | X | L | L | H | Data In | High Z | Write - lower bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | X | L | H | L | High Z | Data In | Write - upper bits only | Active ( ICC ) |
| L | H | H | X | X | High Z | High Z | Selected, outputs disabled | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :---: | :---: |
| 10 | CY7C1041CV33-10BAJXE | $001-85259$ | $48-$ ball BGA (Pb-free) | Automotive-E |

## Ordering Code Definitions



## Package Diagrams

Figure 8. 48-ball FBGA ( $6 \times 8 \times 1.2 \mathrm{~mm}$ ) BA48M/BK48M ( 0.35 mm Ball Diameter) Package Outline, 001-85259

SIDE VIEW
BOTTOM VIEW



NOTES :

1. DIMENSIONS ARE IN MLLIMETERS

2. REFERENCE JEDEC STD: MO-216
3.     * $0.32 \pm 0.05$ FOR RAMTRON DEVICES

001-85259 *A

## Acronyms

| Acronym | Description |
| :--- | :--- |
| $\overline{\mathrm{BHE}}$ | Byte High Enable |
| $\overline{\mathrm{BLE}}$ | Byte Low Enable |
| CMOS | Complementary Metal Oxide Semiconductor |
| $\overline{\overline{\mathrm{CE}}}$ | Chip Enable |
| $\mathrm{I} / \mathrm{O}$ | Input/Output |
| $\overline{\mathrm{OE}}$ | Output Enable |
| SRAM | Static Random Access Memory |
| TTL | Transistor-Transistor Logic |
| VFBGA | Very Fine-Pitch Ball Grid Array |
| $\overline{\mathrm{WE}}$ | Write Enable |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| MHz | megahertz |
| $\mu \mathrm{A}$ | microampere |
| $\mu \mathrm{s}$ | microsecond |
| mA | milliampere |
| mm | millimeter |
| ms | millisecond |
| mV | millivolt |
| mW | milliwatt |
| ns | nanosecond |
| $\%$ | percent |
| pF | picofarad |
| V | volt |
| W | watt |

## Document History Page

| Document Title: CY7C1041CV33 Automotive, 4-Mbit (256 K $\times 16$ ) Static RAM Document Number: 001-86495 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 3925192 | TAVA | 04/04/2013 | New data sheet. |
| *A | 4103029 | MEMJ | 08/23/2013 | Changed status from Preliminary to Final. <br> Updated Ordering Information: <br> No change in part numbers. <br> Replaced " $51-85087$ " with "001-85259" in "Package Diagram" column. <br> Updated Package Diagrams: <br> spec 001-85259 - Changed revision from ** to *A. <br> Updated in new template. |
| *B | 4396000 | VINI | 06/02/2014 | No technical updates. <br> Completing Sunset Review. |
| *C | 4724503 | PSR | 04/14/2015 | Updated Functional Description: <br> Added "For a complete list of related resources, click here." at the end. Updated to new template. Completing Sunset Review. |
| *D | 6003585 | AESATP12 | 12/22/2017 | Updated logo and copyright. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers | cypress.com/arm |
| :--- | ---: |
| Automotive | cypress.com/automotive |
| Clocks \& Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

## PSoC ${ }^{\circledR}$ Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

## Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

## Technical Support

cypress.com/support

[^4]
[^0]:    Note
    2. $\mathrm{V}_{\mathrm{IL}}(\min )=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .

[^1]:    Notes
    5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V .
    6. $t_{\text {POWER }}$ gives the minimum amount of time that the power supply is at typical $\mathrm{V}_{\mathrm{CC}}$ values until the first memory access is performed.
    7. At any temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}, t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$, and $t_{\text {HZWE }}$ is less than $t_{\text {LZWE }}$ for any device.
    8. $t_{\text {HZOE }}, t_{\text {HZBE }}, t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (c) of Figure 2 on page 5 . Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
    9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW, $\overline{W E}$ LOW, and BHE/BLE LOW. $\overline{C E}, \overline{W E}$, and BHE/BLE must be LOW to initiate a write.

    The transition of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.
    10. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of $t_{\text {HZWE }}$ and $t_{S D}$.

[^2]:    Notes
    11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{BHE}}$, and/or $\overline{\mathrm{BLE}}=\mathrm{V}_{\mathrm{IL}}$.
    12. WE is HIGH for read cycle.
    13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

[^3]:    Notes
    14. Data $I / O$ is high impedance if $\overline{O E}, \overline{B H E}$, and/or $\overline{\mathrm{BLE}}=\mathrm{V}_{\mathrm{IH}}$.
    15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.

[^4]:    © Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
     worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
    
     modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

    TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach,
    
     liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device
    
     and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

    Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

