

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



#### CY62157G/CY62157GE MoBL

# 8-Mbit (512K × 16-bits) Static RAM with Error-Correcting Code (ECC)

#### **Features**

■ Ultra-low standby current

□ Typical standby current: 1.4 µA

□ Maximum standby current: 6.5 µA

■ High speed: 45 ns

■ Voltage range: 1.65 V to 3.6 V

■ Embedded Error-Correcting Code (ECC) for single-bit error

correction

■ 1.0 V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

Available in Pb-free 48-ball VFBGA, 44-TSOP II and 48-pin TSOP I packages

#### **Functional Description**

CY62157G and CY62157GE are high-performance CMOS low-power (MoBL®) SRAM device with Embedded Error-Correcting Code. ECC logic can detect and correct single bit error in accessed location.

This device is offered in dual chip enable option. Dual chip enable  $\underline{\text{dev}}$  ices are accessed by asserting both chip enable inputs –  $\overline{\text{CE}}_1$  as LOW and  $\overline{\text{CE}}_2$  as HIGH.

 $\overline{\text{Data}}$  writes are performed by asserting the Write Enable input (WE LOW), and providing the data and address on device data (I/O<sub>0</sub> through I/O<sub>15</sub>) and address (A<sub>0</sub> through A<sub>18</sub>) pins respectively. The Byte High/Low Enable (BHE, BLE) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

Data reads are performed by asserting the Output Enable  $(\overline{OE})$  input and providing the required address on the address lines. Read data is accessible on I/O lines (I/O $_0$  through I/O $_{15}$ ). Byte accesses can be performed by asserting the required byte enable signal (BHE, BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH/ $\overline{CE}_2$  LOW for dual chip enable device), or control signals are de-asserted ( $\overline{OE}$ ,  $\overline{BLE}$ ,  $\overline{BHE}$ ).

These devices also have a unique "Byte Power down" feature, where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to standby mode irrespective of the state of the chip enable(s), thereby saving power.

The CY62157G and CY62157GE devices are available in a Pb-free 48-ball VFBGA, 44-TSOP II and 48-pin TSOP I packages. See the Logic Block Diagram – CY62157G on page 2.

The device in the 48-pin TSOP I package can also be configured to function as a 1M × 8-bit device. See the Pin Configurations on page 5.

#### **Product Portfolio**

				Power Dissipation					
Product	Panga	V <sub>CC</sub> Range (V)	Speed (ns)	Operating $I_{CC}$ , (mA) $f = f_{max}$		Standby I (uA)			
	Range V					Standby, I <sub>SB2</sub> (µA)			
				<b>T</b> yp <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max		
CY62157G18	Industrial	1.65 V-2.2 V	55	18	22	2.0	8		
CY62157G30	Industrial	2.2 V-3.6 V	45	18	25	1.4	6.5		


#### Note

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 002-27323 Rev. \*C Revised February 28, 2020


<sup>1.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V) and V<sub>CC</sub> = 1.8V (for V<sub>CC</sub> range of 1.65 V–2.2 V), T<sub>A</sub> = 25 °C.



## Logic Block Diagram - CY62157G



## Logic Block Diagram - CY62157GE



## CY62157G/CY62157GE MoBL



#### **Contents**

Pin Configurations	4
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	ε
Data Retention Waveform	g
Switching Characteristics	
Switching Waveforms	
Truth Table - CY62157G/CY62157GE	
ERR Output – CY62157GE	

Ordering information	17
Ordering Code Definitions	17
Package Diagrams	18
Acronyms	21
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	
PSoC® Solutions	23
Cypress Developer Community	23
Technical Support	



## **Pin Configurations**

Figure 1. 48-ball VFBGA Pinout (Top View)<sup>[2]</sup>




Figure 2. 48-ball VFBGA Pinout (with ERR (Top View))[2]





Figure 3. 44-pin TSOP II Pinout (Top View)[2]



#### Note

<sup>2.</sup> NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



## Pin Configurations (continued)

Figure 4. 48-pin TSOP I Pinout (Top View)[3, 4]





Figure 5. 48-pin TSOP I Pinout (with ERR (Top View)) $^{[3,\ 4]}$ 



- 3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 4. Tie the BYTE pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 512K × 16 SRAM. The 48-pin TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 1M × 8 configuration, Pin 45 is the extra address line A19, while BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be left floating.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Output current into outputs (LOW)20	) mA
Static discharge voltage (HBM)	
(MIL-STD-883, Method 3015)>20	01 V
Latch-up current>140	) mA

## **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V 2.2 V to 3.6 V

#### **DC Electrical Characteristics**

Over the Operating Range of -40 °C to 85 °C

D	B		T - 4 O 1141			45/55 ns			
Parameter	Descri	ption	Test Conditions			<b>Typ</b> <sup>[6]</sup>	Max	Unit	
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA		1.4	_	_		
V <sub>OH</sub>	Output HIGH voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA		2	_	_	V	
	Vollago	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA		2.4	_	_		
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		-	_	0.2		
$V_{OL}$	Output LOW voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		_	_	0.4	V	
	Voltago	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA			_	0.4		
		1.65 V to 2.2 V	_		1.4	_	V <sub>CC</sub> + 0.2		
V <sub>IH</sub> Input HIGH voltage	2.2 V to 2.7 V	_		1.8	_	V <sub>CC</sub> + 0.3	V		
	Voltage	2.7 V to 3.6 V	_			_	V <sub>CC</sub> + 0.3		
		1.65 V to 2.2 V	_		-0.2	_	0.4		
$V_{IL}$	Input LOW voltage <sup>[6]</sup>	2.2 V to 2.7 V				_	0.6	٧	
	Voltage	2.7 V to 3.6 V				_	0.8		
I <sub>IX</sub>	Input leakage cur	rent	$GND \le V_{IN} \le V_{CC}$	$GND \le V_{IN} \le V_{CC}$		_	+1	^	
I <sub>OZ</sub>	Output leakage ci	urrent	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disa	abled	-1	_	+1	μA	
				f = 22.22 MHz (45 ns)	-	18	25		
I <sub>CC</sub>	V <sub>CC</sub> operating su	oply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 18.18 MHz (55 ns)	_ 18 22		22	mA	
				f = 1 MHz	-	6	7		
Automatic power down current – CMOS inputs; $V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$		nputs;	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V,}$ $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V,}$		-	1.4	6.5		
I <sub>SB1</sub> <sup>[7]</sup>	Automatic power current – CMOS i V <sub>CC</sub> = 1.65 to 2.2	nputs;	$V_{IN} \ge V_{CC} - 0.2 \text{ V}, V_{IN} \le 0.2 \text{ V},$ $f = f_{max}$ (address and data only), $f = 0$ (OE, and WE), $V_{CC} = V_{CC(max)}$		-	2.0	8.0	μA	

- 5.  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V) and V<sub>CC</sub> = 1.8V (for V<sub>CC</sub> range of 1.65 V–2.2 V), T<sub>A</sub> = 25 °C.
- 7. Chip enables  $(\overline{CE}_1)$  and  $(\overline{CE}_2)$  must be tied to CMOS levels to meet the  $||_{SB1}/||_{SB2}/||_{CCDR}$  spec. Other inputs can be left floating.
- 8. The  $I_{SB2}$  limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.



## DC Electrical Characteristics (continued)

Over the Operating Range of –40  $^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ 

Parameter	Description	Took Conditions			45/55 ns			
Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit	
		$\overline{CE_1} > V_{CC} = 0.2 \text{ V or } CE_2 < 0.2 \text{ V}.$	25 °C <sup>[8]</sup>	-	1.4	2.8	μΑ	
	V <sub>CC</sub> = 2.2 to 3.6 V	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$	40 °C <sup>[8]</sup>	_	_	3.5		
			70 °C <sup>[8]</sup>	_	_	5.5		
			85 °C	_	_	6.5		
Automatic power down current – CMOS inputs $V_{CC}$ = 1.65 to 2.2 V $\frac{\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V},}{(BHE \text{ and } BLE) \ge V_{CC} - 0.2 \text{ V},}{(V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},}{f = 0, V_{CC} = V_{CC(max)}}$			_	2.0	8.0	μА		

#### Notes

- 5.  $V_{IL(min)} = -2.0 \text{ V}$  and  $V_{IH(max)} = V_{CC} + 2 \text{ V}$  for pulse durations of less than 20 ns.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V) and V<sub>CC</sub> = 1.8V (for V<sub>CC</sub> range of 1.65 V–2.2 V), T<sub>A</sub> = 25 °C.
- 7. Chip enables  $(\overline{\text{CE}}_1 \text{ and CE}_2)$  must be tied to CMOS levels to meet the  $I_{\text{SB}2}/I_{\text{SCDR}}$  spec. Other inputs can be left floating.
- 8. The I<sub>SB2</sub> limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.

## Capacitance

Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance	1A = 23 G, 1 = 1 Wil 12, VCC = VCC(typ)	10	ρι

#### **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	48-pin TSOP I	48-ball VFBGA	44-TSOP II	Unit
( <del>-</del> )		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit		36.92	65.91	°C/W
I(H)	Thermal resistance (junction to case)	board	9.73	13.55	13.96	0/00

#### Note


Document Number: 002-27323 Rev. \*C Page 7 of 23

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**

Figure 6. AC Test Loads and Waveforms



Parameters	1.8 V	2.5 V	3.0 V	Unit
R1	13500	16667	1103	Ω
R2	10800	15385	1554	
R <sub>TH</sub>	6000	8000	645	
V <sub>TH</sub>	0.8	1.20	1.75	V

#### **Data Retention Characteristics**

Over the Operating Range


Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[15]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1	_	_	V
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2  \text{V or CE}_2 \le 0.2  \text{V}, \\ (\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2  \text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2  \text{V or V}_{\text{IN}} \le 0.2  \text{V}$	_	4.0	9.0	
I <sub>CCDR</sub> [11, 12]	Data retention current (For 3.3V Typical Device)		_	3.2	_	
			<u>'</u> –	1.4		μΑ
I <sub>CCDR</sub> <sup>[11, 12]</sup>	Data retention current (For 1.8V Typical Device)	1.2 V < V <sub>CC</sub> ≤ 2.2 V, $\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$ $\overline{\text{(BHE and BLE)}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\overline{\text{V}}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V}$	_	5.0	9.0	
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time		0	_	_	_
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time	-	45/55	_	ı	ns

- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.
- 11. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the  $|I_{SB1}|/|I_{SB2}|/|I_{CCDR}$  spec. Other inputs can be left floating.
- 12.  $I_{CCDR}$  is guaranteed only after the device is firs powered up to  $V_{CC}$ (min) and then brought down to  $V_{DR}$ .
- 13. Tested initially and after any design or process changes that may affect these parameters.
- 14. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \, \mu s$  or stable at  $V_{CC(min)} \ge 100 \, \mu s$ .



## **Data Retention Waveform**

Figure 7. Data Retention Waveform<sup>[15]</sup>



#### Note

15.  $\overline{BHE}$ .  $\overline{BLE}$  is the AND of both  $\overline{BHE}$  and  $\overline{BLE}$ . Deselect the chip by either disabling the chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .



## **Switching Characteristics**

Parameter <sup>[16]</sup>	December 1	45	ns	55	111114	
Parameter	Description -	Min	Max	Min	Max	Unit
Read Cycle			•	•	•	
t <sub>RC</sub>	Read cycle time	45	_	55	_	
t <sub>AA</sub>	Address to data valid/Address LOW to ERR valid	_	45	_	55	
t <sub>OHA</sub>	Data hold from address change	10	_	10	_	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid/CE LOW to ERR valid	-	45	_	55	
t <sub>DOE</sub>	OE LOW to data valid/OE LOW to ERR valid	_	22	_	25	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[17]</sup>	5	_	5	_	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[17, 18]</sup>	_	18	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low-Z <sup>[17]</sup>	10	_	10	_	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High-Z <sup>[17, 18]</sup>	_	18	_	18	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	_	0	_	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down	_	45	_	55	
t <sub>DBE</sub>	BLE / BHE LOW to data valid	_	45	_	55	
t <sub>LZBE</sub>	BLE / BHE LOW to Low-Z <sup>[17]</sup>	5	_	5	_	
t <sub>HZBE</sub>	BLE / BHE HIGH to High-Z <sup>[17, 18]</sup>	_	18	_	18	
Write Cycle <sup>[19, 20]</sup>						
t <sub>WC</sub>	Write cycle time	45	_	55	_	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	-	40	_	
t <sub>AW</sub>	Address setup to write end	35	-	40	_	
t <sub>HA</sub>	Address hold from write end	0	-	0	_	
t <sub>SA</sub>	Address setup to write start	0	-	0	_	
t <sub>PWE</sub>	WE pulse width	35	_	40	_	ns
t <sub>BW</sub>	BLE / BHE LOW to write end	35	-	40	_	
t <sub>SD</sub>	Data setup to write end	25	_	25	_	
t <sub>HD</sub>	Data hold from write end	0	-	0	-	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[17, 18]</sup>	_	18	_	20	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[17]</sup>	10	_	10	_	

<sup>16.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

 $<sup>17.</sup> At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZOE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.$ 

<sup>18.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

<sup>19.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write

<sup>20.</sup> The minimum write cycle pulse width for Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be equal to the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## **Switching Waveforms**

Figure 8. Read Cycle No. 1 of CY62157G (Address Transition Controlled)<sup>[21, 22]</sup>






Figure 9. Read Cycle No. 2 (OE Controlled)[22, 23, 24]



- 21. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ .
- 22. WE is HIGH for read cycle.
- 23. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH.
- 24. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



Figure 10. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) $^{[25,\ 26,\ 27,\ 28]}$ 



<sup>25.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.

<sup>26.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both  $= V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates


<sup>27.</sup> Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

<sup>28.</sup> The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled,  $\overline{\text{OE}}$  LOW) should be equal to the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

<sup>29.</sup> During this period, the I/Os are in output state. Do not apply input signals.



Figure 11. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled) $^{[30,\ 31,\ 32]}$ 



<sup>30.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.


<sup>31.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>32.</sup> Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

<sup>33.</sup> During this period, the I/Os are in output state. Do not apply input signals.



Figure 12. Write Cycle No. 3 (BHE/BLE Controlled, OE LOW)[34, 35, 36, 37]



<sup>34.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>35.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.


<sup>36.</sup> Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

<sup>37.</sup> The minimum write cycle pulse width for Write Cycle No. 3 ( $\overline{BHE/BLE}$  Controlled,  $\overline{OE}$  LOW) should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ .

<sup>38.</sup> During this period, the I/Os are in output state. Do not apply input signals.



Figure 13. Write Cycle No. 4 ( $\overline{\text{WE}}$  Controlled)[39, 40, 41]



<sup>39.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

40. Data I/O is high impedance if OE = V<sub>IH</sub>.

<sup>41.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.

<sup>42.</sup> During this period, the I/Os are in output state. Do not apply input signals.



#### Truth Table - CY62157G/CY62157GE

<b>BYTE</b> [43]	CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power	Configuration
X <sup>[44]</sup>	Н	X <sup>[44]</sup>	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	1M × 8/512K× 16
Х	X <sup>[44]</sup>	L	X	X	Х	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	1M × 8/512K× 16
Х	X <sup>[44]</sup>	X <sup>[44]</sup>	Х	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	512K × 16
Н	L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	512K × 16
Н	L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	512K × 16
Н	L	Ι	I	L	L	Ι	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	512K × 16
Н	L	Η	Η	Ι	L	Ι	High-Z	Output disabled	Active (I <sub>CC</sub> )	512K × 16
Н	L	Η	Η	Ι	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	512K × 16
Н	L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	512K × 16
Н	L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	512K × 16
Н	L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	512K × 16
Н	L	Η	L	Х	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	512K × 16
L	L	Н	Н	L	Х	Х	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )	1M × 8
L	L	Н	Н	Н	Х	Х	High-Z	Output disabled	Active (I <sub>CC</sub> )	1M × 8
L	L	Η	L	Х	Х	Х	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )	1M × 8

## ERR Output - CY62157GE

Output <sup>[45]</sup> Mode		
0	Read operation, no single-bit error in the stored data.	
1	Read operation, single-bit error detected and corrected.	
High-Z	Device deselected / outputs disabled / Write operation	

<sup>43.</sup> This pin is available only in the 48-pin TSOP I package. Tie the BYTE to V<sub>CC</sub> to configure the device in the 512K × 16 option. The 48-pin TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>.

44. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.


45. ERR is an Output pin. If not used, this pin should be left floating.



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
	CY62157G30-45BVXI			
	CY62157G30-45BVXIT		48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48	
45	CY62157GE30-45BVXI		l actuago couci. 22 to	
	CY62157G30-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial
	CY62157G30-45ZXI	E4 0E402	48-pin TSOP I (12 × 18.4 × 1.0 mm) (Pb-free)	Industrial
	CY62157GE30-45ZXI	31-03103	40-piii 130F1 (12 * 16.4 * 1.0 fiiiii) (Fb-iiee)	
55	CY62157G18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free),	
35	CY62157G18-55BVXIT	31-03130	Package Code: BZ48	


#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 14. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



	DIMENSIONS			
MIN.	NOM.	MAX.		
	-	1.00		
0.16	-	-		
	-	0.81		
	8.00 BSC			
6.00 BSC				
5.25 BSC				
3.75 BSC				
	8			
	6	6		
	48			
0.25	0.30	0.35		
	0.75 BSC			
0.75 BSC				
0.375 BSC				
	0.375 BSC			
	0.16	MIN. NOM.  0.16  8.00 BSC 6.00 BSC 5.25 BSC 3.75 BSC 8 6 48 0.25 0.35 0.75 BSC 0.75 BSC 0.75 BSC		

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
   SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
   I IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE
   MD X ME.
- DIMENSION "5" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW,  $"SD" = eD/2 \; AND \; "SE" = eE/2.$
- \*\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
   A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 \*I



## Package Diagrams (continued)


#### Figure 15. 44-pin TSOP II Package Outline, 51-85087





#### Package Diagrams (continued)

Figure 16. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS		
STIVIBUL	MIN.	NOM.	MAX.
Α	_	_	1.20
A1	0.05	_	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	_	0.16
С	0.10	_	0.21
D	20.00 BASIC		
D1	18.40 BASIC		
Е	12.00 BASIC		
е	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	_	8
R	0.08	_	0.20
N		48	

#### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS
DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE
LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 \*F



## **Acronyms**

Table 1. Acronyms used in this Document

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
ECC	error-correcting code
I/O	input/output
ŌĒ	output enable
SRAM	static random access memory
TTL	transistor-transistor logic
VFBGA	very fine-pitch ball grid array
WE	write enable

## **Document Conventions**

#### **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microamperes
μs	microseconds
mA	milliamperes
mm	millimeters
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts



## **Document History Page**

Document Title: CY62157G/CY62157GE MoBL, 8-Mbit (512K × 16-bits) Static RAM with Error-Correcting Code (ECC) Document Number: 002-27323					
Rev.	ECN No.	Submission Date	Description of Change		
*C	6814364	02/28/2020	Release to web.		

Document Number: 002-27323 Rev. \*C Page 22 of 23



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm
Automotive cypress.com/automotive
Clocks & Buffers cypress.com/clocks
Interface cypress.com/interface
Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2019-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-27323 Rev. \*C Revised February 28, 2020 Page 23 of 23