

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 4-Mbit (256K words × 16-bit) Static RAM with Error-Correcting Code (ECC)

#### **Features**

■ High speed: 45 ns/55 ns

■ Ultra-low standby power

Typical standby current: 3.5 μA

Maximum standby current: 8.7 μA

■ Embedded ECC for single-bit error correction<sup>[1, 2]</sup>

■ Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V

■ 1.0-V data retention

■ TTL-compatible inputs and outputs

■ Error indication (ERR) pin to indicate 1-bit error detection and correction

■ Pb-free 48-ball VFBGA and 44-pin TSOP II packages

### **Functional Description**

CY62147G and CY62147GE are high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62147GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

Devices with a single chip enable input are accessed by asserting the chip enable (CE) input LOW. Dual chip enable devices are accessed by asserting both chip enable inputs – CE<sub>1</sub> as low and CE2 as HIGH.

Data writes are performed by asserting the Write Enable (WE) input LOW, while providing the data on I/O<sub>0</sub> through I/O<sub>15</sub> and address on A<sub>0</sub> through A<sub>17</sub> pins. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

Data reads are performed by asserting the Output Enable (OE) input and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). Byte accesses can be performed by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a HI-Z state when the device is deselected (CE HIGH for a single chip enable device and CE1 HIGH/CE2 LOW for a dual chip enable device), or control signals are de-asserted (OE, BLE, BHE).

The device also has a unique Byte Power down feature, where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to standby mode irrespective of the state of the chip enables, thereby saving power.

On the CY62147GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)[1]. See the Truth Table - CY62147G/CY62147GE on page 16 for a complete description of read and write modes.

The logic block diagrams are on page 2.

#### **Product Portfolio**

	Features and				Power Dissipation					
[2]	Options	(see the Pin Range		Speed (ns)	Operating $I_{CC}$ , (mA) $f = f_{max}$		Standby, I <sub>SB2</sub> (µA)			
Product <sup>[3]</sup>	(see the Pin Configurations section)						Ottaliaby, ISB2 (PA)			
					<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max		
CY62147G(E)18	Single or dual	Industrial	1.65 V-2.2 V	55	15	20	3.5	10		
CY62147G(E)30 CY621472G30	Chip Enables		2.2 V-3.6 V	45	15	20	3.5	8.7		
CY62147G(E)	Optional ERR pin		4.5 V–5.5 V							

#### Notes


- This device does not support automatic write-back on error detection.
- SER FIT Rate < 0.1 FIT/Mb. Refer AN88889 for details.
- The ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information on page 17.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 1.8 V (for a  $V_{CC}$  range of 1.65 V-2.2 V),  $V_{CC}$  = 3 V (for  $V_{CC}$  range of 2.2 V-3.6 V), and  $V_{CC}$  = 5 V (for  $V_{CC}$  range of 4.5 V-5.5 V),  $V_{CC}$  = 25 V (for  $V_{CC}$  range of 2.2 V-3.6 V), and  $V_{CC}$  = 5 V (for  $V_{CC}$  range of 4.5 V-5.5 V).

Cypress Semiconductor Corporation 198 Champion Court Document Number: 001-92847 Rev. \*K


Revised July 13, 2018



# Logic Block Diagram - CY62147G



# Logic Block Diagram - CY62147GE



# CY62147G/CY621472G CY62147GE MoBL<sup>®</sup>



### **Contents**

Pin Configuration – CY62147G	4
Pin Configuration - CY62147GE	5
Pin Configuration - CY621472G	6
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	7
Capacitance	9
Thermal Resistance	
AC Test Loads and Waveforms	9
Data Retention Characteristics	10
Data Retention Waveform	10
AC Switching Characteristics	
Switching Waveforms	
Truth Table - CY62147G/CY62147GE	
ERR Output – CY62147GE	

Ordering information	1 <i>1</i>
Ordering Code Definitions	18
Package Diagrams	19
Acronyms	20
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	22
Products	22
PSoC® Solutions	22
Cypress Developer Community	22
Technical Support	



### Pin Configuration - CY62147G

Figure 1. 48-ball VFBGA pinout (Dual Chip Enable without Figure 2. 48-ball VFBGA pinout (Single Chip Enable without ERR), CY62147G  $^{[5]}$  ERR), CY62147G  $^{[5]}$ 





Figure 3. 44-pin TSOP II pinout (Single Chip Enable without ERR), CY62147G [5]



#### Notes

5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



### Pin Configuration – CY62147GE

Figure 4. 48-ball VFBGA pinout (Dual Chip Enable with ERR), CY62147GE  $^{[6,\ 7]}$ 




Figure 5. 48-ball VFBGA pinout (Single Chip Enable with ERR), CY62147GE  $^{[6,\ 7]}$ 





Figure 6. 44-pin TSOP II pinout (Single Chip Enable with ERR), CY62147GE [6, 7]




#### Notes

- 6. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 7. ERR is an output pin.



# Pin Configuration - CY621472G

Figure 7. 44-pin TSOP II pinout (Dual Chip Enable without ERR), CY621472G





# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Ambient temperature with power applied .......55 °C to + 125 °C Supply voltage to ground potential [8] ......-0.5 V to V<sub>CC</sub> + 0.5 V

DC input voltage [8]	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output current into outputs (in low state	e)20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	

# **Operating Range**

Ī	Grade	Ambient Temperature	V <sub>CC</sub>
	Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

### **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Doromotor	Description		Test Conditions		45 ns / 55 ns			Unit
Parameter	Desc	cription	rest Conditions		Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	$V_{CC}$ = Min, $I_{OH}$ = -0.1 mA		1.4	1	_	V
	voltage	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OH}$ = $-0.1$ mA		2	-	-	
		2.7 V to 3.6 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 mA		2.4	-	-	
		4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 mA		2.4	-	-	
		4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = $-0.1$ mA		$V_{CC} - 0.5^{[9]}$	-	-	
V <sub>OL</sub>	Output LOW	1.65 V to 2.2 V	$V_{CC}$ = Min, $I_{OL}$ = 0.1 mA		-	-	0.2	V
	voltage	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OL}$ = 0.1 mA		-	-	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA		-	-	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA		_	1	0.4	
V <sub>IH</sub>	Input HIGH	1.65 V to 2.2 V	_		1.4	1	$V_{CC} + 0.2^{[8]}$	V
	voltage	2.2 V to 2.7 V	-		1.8	-	$V_{CC} + 0.3^{[8]}$	
		2.7 V to 3.6 V	-		2	-	$V_{CC} + 0.3^{[8]}$	
		4.5 V to 5.5 V	-		2.2	-	$V_{CC} + 0.5^{[8]}$	
V <sub>IL</sub>	Input LOW	1.65 V to 2.2 V	-		-0.2 <sup>[8]</sup>	-	0.4	V
	voltage	2.2 V to 2.7 V	-		$-0.3^{[8]}$	-	0.6	
		2.7 V to 3.6 V	-		$-0.3^{[8]}$	-	0.8	
		4.5 V to 5.5 V	-		$-0.5^{[8]}$	-	0.8	
I <sub>IX</sub>	Input leakage o	current	$GND \le V_{IN} \le V_{CC}$		-1	-	+1	μΑ
I <sub>OZ</sub>	Output leakage	current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		-1	-	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> operating	supply current	Max V <sub>CC</sub> , I <sub>OUT</sub> = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	_	15	20	mA
				f = 18.18 MHz (55 ns)	_	15	20	mA
				f = 1 MHz	_	3.5	6	mA

#### Notes

- 8.  $V_{IL(min)} = -2.0 \text{ V}$  and  $V_{IH(max)} = V_{CC} + 2 \text{ V}$  for pulse durations of less than 20 ns. 9. This parameter is guaranteed by design and not tested.



# DC Electrical Characteristics (continued)

Over the operating range of -40 °C to 85 °C

Dawawataw	Description	Took Condition		45 ns / 55 ns			I I mit
Parameter	Description	Test Conditions		Min	Тур	Max	- Unit
I <sub>SB1</sub> <sup>[10]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$ $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$		_	3.5	8.7	μА
	Automatic power down current – CMOS inputs V <sub>CC</sub> = 1.65 V to 2.2 V	$V_{IN} \ge V_{CC} - 0.2 \text{ V}, V_{IN} \le 0.2 \text{ V},$ $f = f_{max} \text{ (address and data only)},$ $f = 0 \text{ ($\overline{OE}$, and $\overline{WE}$), Max $V_{CC}$}$		_	-	10	
I <sub>SB2</sub> <sup>[10]</sup>	Automatic power down		25 °C <sup>[11]</sup>	-	3.5	3.7	μА
	current – CMOS inputs V <sub>CC</sub> = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$ CE_1 \ge V_{CC} - 0.2V \text{ or }  CE_2 < 0.2 V.$	40 °C <sup>[11]</sup>	_	_	4.8	
	5.5 V	(BHE and BLE) >	70 °C <sup>[11]</sup>	_	_	7	
		$V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V},$	85 °C	_	-	8.7	
	Automatic power down	<del></del>	25 °C <sup>[11]</sup>	_	3.5	4.3	
	current – CMOS inputs V <sub>CC</sub> = 1.65 V to 2.2 V	$\overline{CE}_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2 \text{ V}$ or	40 °C <sup>[11]</sup>	_	_	5	
		(BHE and BLE) ≥	70 °C <sup>[11]</sup>	_	_	7.5	
		V <sub>CC</sub> – 0.2 V,	85 °C	_	_	10	
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V},$					
		f = 0, Max V <sub>CC</sub>					

Notes
10. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the  $I_{\text{SB1}}/I_{\text{SB2}}/I_{\text{CCDR}}$  spec. Other inputs can be left floating.
11. The  $I_{\text{SB2}}$  limits at 25 °C, 40 °C, 70 °C, and typical limit at 85 °C are guaranteed by design and not 100% tested.



# Capacitance


Parameter [12]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter [12]	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
- 3/4		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.35	68.85	°C/W
- 30	Thermal resistance (junction to case)		14.74	15.97	°C/W

### **AC Test Loads and Waveforms**

Figure 8. AC Test Loads and Waveforms<sup>[13]</sup>



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R <sub>TH</sub>	6000	8000	645	639	Ω
V <sub>TH</sub>	0.80	1.20	1.75	1.77	V

<sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.
13. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.




### **Data Retention Characteristics**

Over the Operating range

Parameter	Description	Conditions	Min	Typ <sup>[14]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1	-	_	V
I <sub>CCDR</sub> <sup>[15, 16]</sup>	Data retention current	V <sub>CC</sub> = 1.2 V	_	_	13	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V}$				
		or $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[17]</sup>	Chip deselect to data retention time		0	-	-	ns
t <sub>R</sub> <sup>[18]</sup>	Operation recovery time		45/55	_	_	ns

### **Data Retention Waveform**

Figure 9. Data Retention Waveform [19]



#### Notes

<sup>14.</sup> Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 1.8 V (for  $V_{CC}$  range of 1.65 V–2.2 V),  $V_{CC}$  = 3 V (for  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC}$  = 5 V (for  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A$  = 25 °C.

<sup>15.</sup> Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the  $I_{\text{SB}1}$  /  $I_{\text{SB}2}$  /  $I_{\text{CCDR}}$  spec. Other inputs can be left floating.

<sup>16.</sup>  $I_{CCDR}$  is guaranteed only after device is first powered up to  $V_{CC(min)}$  and then brought down to  $V_{DR}$ .

<sup>17.</sup> These parameters are guaranteed by design.

<sup>18. &</sup>lt;u>Full-device</u> operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ .

<sup>19.</sup> BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



# **AC Switching Characteristics**

		45 ns		55 ns		11!4
Parameter [20, 21]	arameter [20, 21] Description		Max	Min	Max	Unit
Read Cycle			•	•	•	•
t <sub>RC</sub>	Read cycle time	45	-	55	_	ns
t <sub>AA</sub>	Address to data valid / Address to ERR valid	-	45	_	55	ns
t <sub>OHA</sub>	Data hold from address change / ERR hold from address change	10	_	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid / CE LOW to ERR valid	_	45	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid / OE LOW to ERR valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low impedance <sup>[21, 23]</sup>	5	_	5	_	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z <sup>[21, 22, 23]</sup>	_	18	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low impedance <sup>[21, 23]</sup>	10	_	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to HI-Z <sup>[21, 22, 23]</sup>	_	18	_	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[23]</sup>	0	_	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[23]</sup>	_	45	_	55	ns
t <sub>DBE</sub>	BLE / BHE LOW to data valid	_	45	_	55	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low impedance <sup>[21, 23]</sup>	5	_	5	_	ns
t <sub>HZBE</sub>	BLE / BHE HIGH to HI-Z <sup>[21, 22, 23]</sup>	_	18	_	18	ns
Write Cycle <sup>[24, 25]</sup>			•	•	1	•
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	_	45	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	45	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	40	_	ns
t <sub>BW</sub>	BLE / BHE LOW to write end	35	_	45	_	ns
t <sub>SD</sub>	Data setup to write end	25	-	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z <sup>[21, 22, 23]</sup>	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low impedance <sup>[21, 23]</sup>	10	_	10	_	ns

<sup>20.</sup> Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3 V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless

<sup>21.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any device. 22. t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

<sup>23.</sup> These parameters are guaranteed by design.

<sup>24.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, \overlap of \overlap E = V<sub>IL</sub>, \overlap BHE or \overlap BLE, or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>25.</sup> The minimum pulse width in Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Switching Waveforms**

Figure 10. Read Cycle No. 1 of CY62147G (Address Transition Controlled) [26, 27]





Figure 11. Read Cycle No. 1 of CY62147GE (Address Transition Controlled) [26, 27]



<sup>26.</sup> The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ . 27. WE is HIGH for Read cycle.



## Switching Waveforms (continued)





Figure 12. Read Cycle No. 2 (OE Controlled) [28, 29, 30]

Figure 13. Write Cycle No. 1 (WE Controlled) [29, 31, 32]



- Notes

  28. WE is HIGH for Read cycle.

  29. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.
- 30. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.
- 31. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the
- 32. Data I/O is in a HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .



# Switching Waveforms (continued)





Figure 14. Write Cycle No. 2 (CE Controlled) [33, 34, 35]

Figure 15. Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW)  $^{[33,\ 34,\ 35,\ 36]}$ 




- 33. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW, CE is HIGH.
- 34. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the
- 35. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

  36. The minimum write pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{OE}$  LOW) should be sum of  $t_{HZWE}$  and  $t_{SD}$ .



## Switching Waveforms (continued)

Figure 16. Write Cycle No. 4 (BHE/BLE Controlled) [37, 38, 39]



#### Notes

<sup>37.</sup> For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.

<sup>38.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the

<sup>39.</sup> Data I/O is in a HI-Z state if  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ , or  $\overline{\text{OE}} = \text{V}_{\text{IH}}$  or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = \text{V}_{\text{IH}}$ .



## Truth Table - CY62147G/CY62147GE

CE <sub>1</sub> /CE <sup>[40]</sup>	CE <sub>2</sub> [40]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[41]</sup>	Χ	Х	Х	Χ	HI-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	L	Χ	Χ	Χ	Χ	HI-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	Х	Χ	Χ	Н	Н	HI-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ); HI-Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	HI-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	HI-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	HI-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	HI-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); HI-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	HI-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

# ERR Output - CY62147GE

Output [42]	nt <sup>[42]</sup> Mode		
0	Read operation, no single-bit error in the stored data.		
1	Read operation, single-bit error detected and corrected.		
HI-Z	Device deselected/outputs disabled/Write operation		

<sup>40.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW, CE is HIGH

41. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

42. ERR is an Output pin.If not used, this pin should be left floating




# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45 2.2 V–3.6	2.2 V-3.6 V	CY62147G30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR	Industrial
		CY62147G30-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR, Tape and Reel	
		CY62147GE30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR	
		CY62147GE30-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR, Tape and Reel	
		CY62147G30-45ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62147G30-45ZSXIT	51-85087	44-pin TSOP II without ERR, Tape and Reel	
		CY62147GE30-45ZSXI	51-85087	44-pin TSOP II with ERR	
		CY62147GE30-45ZSXI	51-85087	44-pin TSOP II with ERR, Tape and Reel	
		CY62147G30-45B2XI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Dual Chip Enable without ERR	
		CY62147G30-45B2XIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Dual Chip Enable without ERR, Tape and Reel	
		CY621472G30-45ZSXI	51-85087	44-pin TSOP II without ERR, Dual Chip Enable	
		CY621472G30-45ZSXIT	51-85087	44-pin TSOP II without ERR, Dual Chip Enable, Tape and Reel	
	4.5 V–5.5 V	CY62147G-45ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62147G-45ZSXIT	51-85087	44-pin TSOP II without ERR, Tape and Reel	
		CY62147GE-45ZSXI	51-85087	44-pin TSOP II with ERR	
		CY62147GE-45ZSXIT	51-85087	44-pin TSOP II with ERR, Tape and Reel	
		CY62147G-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR	
		CY62147G-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR, Tape and Reel	
		CY62147GE-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR	
		CY62147GE-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR, Tape and Reel	
55	1.8 V-2.2 V	CY62147G18-55ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62147G18-55ZSXT	51-85087	44-pin TSOP II without ERR, Tape and Reel	
		CY62147G18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR	
		CY62147G18-55BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR, Tape and Reel	
		CY62147GE18-55ZSXI	51-85087	44-pin TSOP II with ERR	
		CY62147GE18-55ZSXIT	51-85087	44-pin TSOP II with ERR, Tape and Reel	
		CY62147GE18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR	
		CY62147GE18-55BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR, Tape and Reel	



### **Ordering Code Definitions**





# **Package Diagrams**

Figure 17. 44-pin TSOP II (Z44) Package Outline, 51-85087





Figure 18. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# **Acronyms**

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	4867081	NILE	07/31/2015	Changed status from Preliminary to Final.
*G	4968879	NILE	10/16/2015	Fixed typo in bookmarks.
*H	5019226	VINI	11/18/2015	Updated Ordering Information: Updated part numbers.
*	5432584	NILE	09/10/2016	Updated Maximum Ratings: Updated Note 8 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of V <sub>IH</sub> parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Ordering Information: Updated part numbers. Updated to new template.
*J	5787633	NILE	06/27/2017	Updated to new template. Completing Sunset Review.
*K	6245720	NILE	07/13/2018	Updated Features: Added Note 2 and referred the same note in "Embedded ECC for single-bit error correction". Updated to new template. Completing Sunset Review.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch cypress.com/usb

cypress.com/wireless

#### **Products**

Touch Sensing

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2014–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober not every software or specifically stated in this paragraph, grant any licensee under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form extended by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress, hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is provibilized.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-92847 Rev. \*K Revised July 13, 2018 Page 22 of 22