

# CY62137FV30 MoBL®Automotive 2-Mbit (128 K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Temperature ranges

 $\hfill \square$  Automotive-A: –40 °C to +85 °C  $\hfill \square$  Automotive-E: –40 °C to +125 °C

■ Wide voltage range: 2.20 V-3.60 V

■ Pin compatible with CY62137CV/CV25/CV30/CV33, CY62137V, and CY62137EV30

■ Ultra low standby power

Typical standby current: 1 μA (Automotive-A)

Maximum standby current: 5 μA (Automotive-A)

■ Ultra low active power

□ Typical active current: 1.6 mA at f = 1 MHz (45 ns speed)

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Byte power down feature

Available in 44-pin thin small outline package (TSOP) II package


#### **Functional Description**

The CY62137FV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life  $^{\rm TM}$  (MoBL  $^{\rm I\!B}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ( $\overline{\rm CE}$  HIGH or both  $\overline{\rm BLE}$  and  $\overline{\rm BHE}$  are HIGH). The input and output pins (I/O0 through I/O15) are placed in a high impedance state in the following conditions when the device is deselected ( $\overline{\rm CE}$  HIGH), the outputs are disabled ( $\overline{\rm OE}$  HIGH), both the Byte High Enable and the Byte Low Enable are disabled ( $\overline{\rm BHE}$ , BLE HIGH), or during an active write operation ( $\overline{\rm CE}$  LOW and  $\overline{\rm WE}$  LOW).

Write to the device by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through I/O<sub>7</sub>) is written into the location specified on the address pins  $(A_0$  through  $A_{16}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through I/O<sub>15</sub>) is written into the location specified on the address pins  $(A_0$  through  $A_{16}$ ).

Read from the device by taking Chip Enable (CE) and Output Enable (OE) LOW, while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O8 to I/O15. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related resources, click here.



**Cypress Semiconductor Corporation**Document Number: 001-66190 Rev. \*E

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised January 3, 2018





#### **Contents**

Product Portfolio	3
Pin Configuration	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	
Twith Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	14
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	




#### **Product Portfolio**

								Power Di	ssipation		
Product	V <sub>CC</sub> Range (V) Speed		Speed	Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub>			
Product	Range				(ns)	f = 1MHz		f = f <sub>max</sub>		(μ <b>A</b> )	
		Min	<b>Typ</b> [1]	Max		<b>Typ</b> [1]	Max	<b>Typ</b> [1]	Max	<b>Typ</b> [1]	Max
CY62137FV30LL	Automotive-A	2.2 V	3.0 V	3.6 V	45	1.6	2.5	13	18	1	5
	Automotive-E	2.2 V	3.0 V	3.6 V	55	2	3	15	25	1	20

## **Pin Configuration**

Figure 1. 44-pin TSOP II pinout [2]



Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
 NC pins are not connected on the die.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ......-55 °C to + 125 °C Supply voltage to ground potential  $^{[3,\,4]}$  ......-0.3 V to 3.9 V DC voltage applied to outputs in High Z state [3, 4] ......–0.3 V to 3.9 V DC input voltage [3, 4] .....-0.3 V to 3.9 V

Output current into outputs (LOW)20 mA
Static discharge voltage
(MIL-STD-883, method 3015) > 2001 V
Latch up current> 200 mA

#### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[5]</sup>
CY62137FV30LL	Automotive-A	–40 °C to +85 °C	
	Automotive-E	–40 °C to +125 °C	3.6 V

#### **Electrical Characteristics**

Over the Operating Range

D	Description	Test Conditions		45 ns (Automotive-A)			55 ns (Automotive-E)			11!4
Parameter	Description			Min	Typ <sup>[6]</sup>	Max	Min	Typ <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output high voltage	$2.2 \le V_{CC} \le 2.7$	$I_{OH} = -0.1 \text{ mA}$	2.0	_	-	2.0	_	_	V
		$2.7 \le V_{CC} \le 3.6$	$I_{OH} = -1.0 \text{ mA}$	2.4	_	-	2.4	_	_	V
V <sub>OL</sub>	Output low voltage	$2.2 \le V_{CC} \le 2.7$	I <sub>OL</sub> = 0.1 mA	-	_	0.4	-	_	0.4	V
		$2.7 \le V_{CC} \le 3.6$	I <sub>OL</sub> = 2.1 mA	-	_	0.4	-	_	0.4	V
V <sub>IH</sub>	Input high voltage	$2.2 \le V_{CC} \le 2.7$		1.8	_	V <sub>CC</sub> + 0.3	1.8	_	V <sub>CC</sub> + 0.3	V
		$2.7 \le V_{CC} \le 3.6$		2.2	_	V <sub>CC</sub> + 0.3	2.2	_	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input low voltage	$2.2 \le V_{CC} \le 2.7$		-0.3	_	0.6	-0.3	_	0.6	V
		$2.7 \le V_{CC} \le 3.6$		-0.3	_	0.8	-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		<b>–</b> 1	_	+1	-4	_	+4	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$	Output disabled	<b>–</b> 1	_	+1	-4	_	+4	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	ı	13	18	ı	15	25	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	1.6	2.5	-	2	3	
I <sub>SB1</sub> <sup>[7]</sup>	Automatic power down current – CMOS inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2 \text{ V}$ $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V}$ $f = f_{\text{max}} \text{ (address)}$ $f = 0  (\overline{\text{OE}} \text{ and } \overline{\text{WE}})$ $V_{\text{CC}} = V_{\text{CC}(\text{max})}$	$2 V_{\rm CC} - 0.2 V$ , $V$ , $V_{\rm IN} \le 0.2 V$ , and data only),	-	1	5	Г	1	20	μА
I <sub>SB2</sub> <sup>[7]</sup>	Automatic power down current – CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}$ $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $f = 0, V_{CC} = V_{CC}(\overline{BHE})$	V <sub>CC</sub> - 0.2 V, or V <sub>IN</sub> ≤ 0.2 V,	-	1	5	-	1	20	μΑ

#### Notes

- Notes

  3. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.

  4. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.

  5. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.

  6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  7. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.



## Capacitance


Parameter [8]	Description	Description Test Conditions				
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF		
C <sub>OUT</sub>	Output capacitance		10	pF		

## **Thermal Resistance**

Parameter [8]	Description	Test Conditions	TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 $\times$ 4.5 inch, four-layer printed circuit board	57.92	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		17.44	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	2.5 V (2.2 V to 2.7 V)	3.0 V (2.7 V to 3.6 V)	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions			<b>Typ</b> [9]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention			1.5	-	_	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	V <sub>CC</sub> = 1.5 V,	Automotive-A	-	-	4	μА
		$\overline{CE} \ge V_{CC} - 0.2 \text{ V or}$	Automotive-E	-	_	12	-
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$					
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time			0	_	-	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		CY62137FV30LL-45	45	-	-	ns
			CY62137FV30LL-55	55			

#### **Data Retention Waveform**

Figure 3. Data Retention Waveform [13]



- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C

  10. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.

  11. Tested initially and after any design or process changes that may affect these parameters.

  12. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

  13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



### **Switching Characteristics**

<b>n</b> [14 15]	2	45 ns (Aut	omotive-A)	55 ns (Aut		
Parameter [14, 15]	Description	Min	Max	Min	Max	Unit
Read Cycle		·				
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	-	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	45	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to low Z [16]	5	-	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [16, 17]	_	18	_	20	ns
t <sub>LZCE</sub>	CE LOW to low Z [16]	10	-	10	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [16, 17]	_	18	_	20	ns
t <sub>PU</sub>	CE LOW to power-up	0	-	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	_	45	_	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	45	_	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to low Z [16, 18]	5	-	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z [16, 17]	_	18	_	20	ns
Write Cycle [19, 20	)]					
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	-	40	_	ns
t <sub>AW</sub>	Address setup to write end	35	-	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	-	ns
t <sub>PWE</sub>	WE pulse width	35	_	40	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	-	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [16, 17]	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to low Z [16]	10	_	10	_	ns

#### Notes

 <sup>14.</sup> Test conditions for all parameters, other than tristate parameters, assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified l<sub>OL</sub> /I<sub>OH</sub> as shown in Figure 2 on page 5.
 15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.

 <sup>15.</sup> AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.
 16. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
 17. t<sub>HZCE</sub>, t<sub>HZDE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
 18. If both byte enables are toggled together, this value is 10 ns.
 19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals are ACTIVE to initiate a write and any of these signals terminate a write by going INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write.
 20. The minimum write cycle pulse width required for the Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



## **Switching Waveforms**

Figure 4. Read Cycle 1: Address Transition Controlled [21, 22]





Figure 5. Read Cycle 2: OE Controlled [22, 23]



#### Notes

<sup>21.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{|L}$ . 22.  $\overline{WE}$  is HIGH for read cycle. 23. Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



### Switching Waveforms (continued)

Figure 6. Write Cycle 1: WE Controlled [24, 25, 26]





Figure 7. Write Cycle 2: CE Controlled [24, 25, 26]



<sup>24.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals are ACTIVE to initiate a write and any of these signals terminate a write by going INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write.

25. Data I/O is high impedance if OE = V<sub>IL</sub>.

26. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

27. During this period, the I/Os are in output state. Do not apply input signals.



### Switching Waveforms (continued)

Figure 8. Write Cycle 3: WE Controlled, OE LOW [28, 29]





Figure 9. Write Cycle 4: BHE/BLE Controlled, OE LOW [28]



<sup>28.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state. 29. The minimum write cycle pulse width should be equal to sum of  $t_{\text{SD}}$  and  $t_{\text{HZWE}}$ .

<sup>30.</sup> During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs or Outputs Mode		Power
Н	X	X	X <sup>[31]</sup>	X <sup>[31]</sup>	High Z	Deselect or power-down	Standby (I <sub>SB</sub> )
X [31]	Х	Х	Н	Н	High Z	Deselect or power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Η	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Η	Ι	L	Ι	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	X	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Document Number: 001-66190 Rev. \*E Page 11 of 16

Note
31. The 'X' (Don't care) state for the Chip enable (\overline{CE}) and Byte enables (\overline{BHE} and \overline{BLE}) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62137FV30LL-45ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A
55	CY62137FV30LL-55ZSXE			Automotive-E

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E



## **Acronyms**

Acronym	Description			
BHE	Byte High Enable			
BLE Byte Low Enable				
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	) Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP Thin Small Outline Package				
WE	Write Enable			

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μs	microsecond			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			



## **Document History Page**

Document Title: CY62137FV30 MoBL <sup>®</sup> Automotive, 2-Mbit (128 K × 16) Static RAM Document Number: 001-66190					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	3124003	01/12/2011	RAME	Created new Automotive datasheet from document number 001-07141 Rev. *H	
*A	3503362	01/20/2012	TAVA	Updated Functional Description. Updated Package Diagrams. Updated to new template.	
*B	4250476	01/17/2014	VINI	Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.	
*C	4658311	02/11/2015	VINI	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply voltage to ground potential". Referred Note 3 in "DC input voltage". Updated AC Test Loads and Waveforms: Updated Figure 2. Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 29 and referred the same note in Figure 8. Completing Sunset Review.	
*D	4729375	06/05/2015	PSR	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated Thermal Resistance: Replaced "two layer" with "four-layer" in "Test Conditions" column. Changed value of $\Theta_{JA}$ parameter from 77 °C/W to 57.92 °C/W. Changed value of $\Theta_{JC}$ parameter from 13 °C/W to 17.44 °C/W. Updated to new template.	
*E	6007662	01/03/2018	AESATP12	Updated logo and copyright.	

Document Number: 001-66190 Rev. \*E



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2011-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, copyrights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-66190 Rev. \*E Revised January 3, 2018 Page 16 of 16