

16Mb EXCELON™ LP Ferroelectric RAM (F-RAM)

Serial (SPI), 2048K × 8, 40MHz, industrial

Features

- 16-Mb ferroelectric random access memory (F-RAM) logically organized as 2048K × 8
 - Virtually unlimited endurance of 1000 trillion (10^{15}) read/write
 - 151-year data retention (see **“Data retention and endurance”** on page 24)
 - Infineon instant non-volatile write technology
 - Advanced high-reliability ferroelectric process
- Fast serial peripheral interface (SPI)
 - Up to 40 MHz frequency
 - Supports SPI Mode 0 (0, 0) and Mode 3 (1, 1)
- Sophisticated write protection scheme
 - Hardware protection using the Write Protect ($\overline{\text{WP}}$) pin
 - Software protection using Write Disable (WRDI) instruction
 - Software block protection for 1/4, 1/2, or entire array
- Device ID and Serial number
 - Manufacturer ID and Product ID
 - Unique Device ID
 - Serial number
- Dedicated 256-byte special sector F-RAM
 - Dedicated special sector write and read
 - Stored content can survive up to three standard reflow soldering cycles
- Low-power consumption
 - 2.7 mA (typ) active current at 40 MHz
 - 14 μA (typ) standby current
 - 1.10 μA (typ) deep power-down mode current
 - 0.1 μA (typ) hibernate mode current
- Low-voltage operation
 - : $V_{\text{DD}} = 1.71 \text{ V to } 1.89 \text{ V}$
 - CY15B116QN: $V_{\text{DD}} = 1.8 \text{ V to } 3.6 \text{ V}$
- Industrial operating temperature: $-40^{\circ}\text{C to } +85^{\circ}\text{C}$
- Packages
 - 24-ball fine pitch ball grid- array (24-ball FBGA)
- Restriction of hazardous substances (RoHS) compliant

Functional description

The EXCELON™ LP CY15X116QN is a low-power, 16-Mb non-volatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is non-volatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by serial flash, EEPROM, and other non-volatile memories.

Unlike serial flash and EEPROM, the CY15X116QN performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared to other non-volatile memories. The CY15X116QN is capable of supporting 10^{15} read/write cycles, or 1000 million times more write cycles than EEPROM.

These capabilities make the CY15X116QN ideal for non-volatile memory applications, requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The CY15X116QN provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The CY15X116QN uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device incorporates a read-only device ID and Unique ID features, which allow the host to determine the manufacturer, product density, product revision, and unique ID for each part. The device also provides a writable, 8-byte serial number registers, which can be used to identify a specific board or a system.

For a complete list of related resources, [click here](#).

Logic block diagram




Table of contents

| | |
|---|-----------|
| Features | 1 |
| Functional description | 2 |
| Logic block diagram | 2 |
| Table of contents | 3 |
| 1 Pinouts | 4 |
| 2 Pin definitions | 5 |
| 3 Functional overview | 6 |
| 3.1 Memory architecture | 6 |
| 3.2 SPI bus | 6 |
| 3.2.1 SPI overview | 6 |
| 3.3 Terms used in SPI protocol | 7 |
| 3.3.1 SPI master | 7 |
| 3.3.2 SPI slave | 7 |
| 3.3.3 Chip select (CS) | 7 |
| 3.3.4 Serial clock (SCK) | 7 |
| 3.3.5 Data transmission (SI/SO) | 7 |
| 3.3.6 Most significant bit (MSb) | 8 |
| 3.3.7 Serial opcode | 8 |
| 3.3.8 Invalid opcode | 8 |
| 3.3.9 Status Register | 9 |
| 3.3.10 SPI modes | 9 |
| 3.4 Power-up to first access | 9 |
| 4 Functional description | 10 |
| 4.1 Command structure | 10 |
| 4.1.1 Write Enable Control commands | 11 |
| 4.1.2 Register Access commands | 12 |
| 4.1.3 Register Access commands | 13 |
| 4.1.4 Memory operation | 14 |
| 4.1.5 Memory Write Operation commands | 14 |
| 4.1.6 Memory Read Operation commands | 15 |
| 4.1.7 Special Sector Memory Access commands | 16 |
| 4.1.8 Identification and Serial Number commands | 17 |
| 4.1.9 Low-power Mode commands | 19 |
| 5 Maximum ratings | 21 |
| 6 Operating range | 22 |
| 7 DC electrical characteristics | 23 |
| 8 Data retention and endurance | 24 |
| 9 Capacitance | 25 |
| 10 Thermal resistance | 26 |
| 11 AC test conditions | 27 |
| 12 AC switching characteristics | 28 |
| 13 Power cycle timing | 30 |
| 14 Ordering information | 31 |
| 14.1 Ordering code definitions | 31 |
| 15 Package diagram | 32 |
| 16 Acronyms | 33 |
| 17 Document conventions | 34 |
| 17.1 Units of measure | 34 |
| Revision history | 35 |

Pinouts

1 Pinouts




Figure 1 24-ball FBGA pinout

2 Pin definitions

| Pin name | I/O type | Description |
|------------------------|--------------|---|
| $\overline{\text{CS}}$ | Input | Chip Select. This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and the output is <u>tristated</u> . When low, the device internally activates the SCK signal. A falling edge on CS must occur before every opcode. |
| SCK | Input | Serial Clock. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge of the serial clock. The clock frequency may be any value between 0 and 40 MHz and may be interrupted at any time due to its synchronous behavior. |
| SI ^[1] | Input | Serial Input. All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet the power (I_{DD}) specifications. |
| SO ^[1] | Output | Serial Output. This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock SCK. |
| $\overline{\text{WP}}$ | Input | Write Protect. This active LOW pin prevents write operation to the Status Register when WPEN bit in the Status Register is set to '1'. This is critical because other write protection features are controlled through the Status Register. A complete explanation of write protection is provided in Table 2 and Table 5 . This pin must be tied to V_{DD} if not used. |
| DNU | Do not use | Do Not Use. Either leave this pin floating (not connected on the board) or tie to V_{DD} . |
| V_{SS} | Power supply | Ground for the device. Must be connected to the ground of the system. |
| V_{DD} | Power supply | Power supply input to the device. |

Note

1. SI may be connected to SO for a single pin data interface.

3 Functional overview

The CY15X116QN is a serial F-RAM memory. The memory array is logically organized as 1,048,576 × 8 bits and is accessed using an industry-standard serial peripheral interface (SPI) bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the CY15X116QN and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

3.1 Memory architecture

When accessing CY15X116QN, the user addresses 1,024K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a three-byte address. The upper four bits of the address range are 'don't care' values. The complete address of 20 bits specifies each byte address uniquely.

Most functions of the CY15X116QN are either controlled by the SPI interface or handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

3.2 SPI bus

The CY15X116QN is an SPI slave device and operates at speeds of up to 40 MHz. This high-speed serial bus provides high-performance serial communication to an SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is simple to emulate the port using ordinary port pins for microcontrollers that do not have this feature. The CY15X116QN operates in SPI Modes 0 and 3.

3.2.1 SPI overview

The SPI is a four-pin interface with chip select (\overline{CS}), serial input (SI), serial output (SO), and serial clock (SCK) pins. The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the \overline{CS} pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI Modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after \overline{CS} goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After \overline{CS} is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The \overline{CS} must go inactive after an operation is complete and before a new opcode can be issued.

3.3 Terms used in SPI protocol

The commonly used terms in the SPI protocol are as follows:

3.3.1 SPI master

The SPI master device controls the operations on the SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the CS pin. All of the operations must be initiated by the master activating a slave device by pulling the CS pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

3.3.2 SPI slave

The SPI slave device is activated by the master through the chip select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The CY15X116QN operates as an SPI slave and may share the SPI bus with other SPI slave devices.

3.3.3 Chip select ($\overline{\text{CS}}$)

To select any slave device, the master needs to pull down the corresponding $\overline{\text{CS}}$ pin. Any instruction can be issued to a slave device only while the $\overline{\text{CS}}$ pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note: A new instruction must begin with the falling edge of CS. Therefore, only one opcode can be issued for each active chip select cycle.

3.3.4 Serial clock (SCK)

The serial clock is generated by the SPI master and the communication is synchronized with this clock after $\overline{\text{CS}}$ goes LOW.

The CY15X116QN supports SPI Modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first Most significant bit (MSb) of an SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

3.3.5 Data transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as master out slave in (MOSI) and SO is referred to as master in slave out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The CY15X116QN has two separate pins for SI and SO, which can be connected with the master as shown in **Figure 2**. For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the WP pin. **Figure 3** shows such a configuration, which uses only three pins.




Figure 2 System configuration with SPI port




Figure 3 System configuration without SPI port

3.3.6 Most significant bit (MSb)

The SPI protocol requires that the first bit to be transmitted is the MSb. This is valid for both address and data transmission.

The 16-Mb serial F-RAM requires a 3-byte address for any read or write operation. Because the address is only 20-bits, the first four bits, which are fed in are ignored by the device. Although these four bits are 'don't care', Infineon® recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

3.3.7 Serial opcode

After the slave device is selected with \overline{CS} going LOW, the first byte received is treated as the opcode for the intended operation. CY15X116QN uses the standard opcodes for memory accesses.

3.3.8 Invalid opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of \overline{CS} , and the SO pin remains tristated.

3.3.9 Status Register

CY15X116QN has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in [Table 3](#).

3.3.10 SPI modes

CY15X116QN may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after CS goes active. If the clock starts from a HIGH state (in Mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK. The two SPI modes are shown in [Figure 4](#) and [Figure 5](#). The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{\text{CS}}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.




Figure 4 SPI Mode 0




Figure 5 SPI Mode 3

3.4 Power-up to first access

The CY15X116QN is not accessible for a t_{PU} time after power-up. Users must comply with the timing parameter, t_{PU} , which is the minimum time from V_{DD} (min) to the first $\overline{\text{CS}}$ LOW. Refer to [Power cycle timing](#) for details.

4 Functional description

4.1 Command structure

There are 15 commands, called opcodes, that can be issued by the bus master to the CY15X116QN (see [Table 1](#)). These opcodes control the functions performed by the memory.

Table 1 Opcode commands

| Name | Description | Opcode | | Max. frequency (MHz) |
|----------------------------------|--------------------------|---|------------|----------------------|
| | | Hex | Binary | |
| Write enable control | | | | |
| WREN | Set Write Enable Latch | 06h | 0000 0110b | 40 |
| WRDI | Reset Write Enable Latch | 04h | 0000 0100b | 40 |
| Register access | | | | |
| RDSR | Read Status Register | 05h | 0000 0101b | 40 |
| WRSR | Write Status Register | 01h | 0000 0001b | 40 |
| Memory write | | | | |
| WRITE | Write Memory Data | 02h | 0000 0010b | 40 |
| Memory read | | | | |
| READ | Read Memory Data | 03h | 0000 0011b | 35 |
| FSTRD | Fast Read Memory Data | 0Bh | 0000 1011b | 40 |
| Special sector memory access | | | | |
| SSWR | Special Sector Write | 42h | 0100 0010b | 40 |
| SSRD | Special Sector Read | 4Bh | 0100 1011b | 35 |
| Identification and serial number | | | | |
| RDID | Read Device ID | 9Fh | 1001 1111b | 40 |
| RUID | Read Unique ID | 4Ch | 0100 1100b | 40 |
| WRSN | Write Serial Number | C2h | 1100 0010b | 40 |
| RDSN | Read Serial Number | C3h | 11000 011b | 40 |
| Low-power Mode commands | | | | |
| DPD | Enter Deep Power-Down | BAh | 1011 1010b | 40 |
| HBN | Enter Hibernate mode | B9h | 1011 1001b | 40 |
| Reserved | | | | |
| Reserved | Reserved | Unused opcodes are reserved for future use. | | – |

4.1.1 Write Enable Control commands

4.1.1.1 Set Write Enable Latch (WREN, 06h)

The CY15X116QN will power-up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing to the Status Register (WRSR), the memory (WRITE), special sector (SSWR), and write serial number (WRSN).

Sending the WREN opcode causes the internal write enable latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = '1' indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit - only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of CS following a WRDI, a WRSR, a WRITE, a SSWR, or a WRSN operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. **Figure 6** illustrates the WREN command bus configuration.




Figure 6 WREN bus configuration

4.1.1.2 Reset Write Enable Latch (WRDI, 04h)

The WRDI command disables all write activity by clearing the write enable latch. Verify that the writes are disabled by reading the WEL bit in the Status Register and verify that WEL is equal to 0. **Figure 7** illustrates the WRDI command bus configuration.




Figure 7 WRDI bus configuration

4.1.2 Register Access commands

4.1.2.1 Status Register and Write Protection

The write protection features of the CY15X116QN are multi-tiered and are enabled through the Status Register. The Status Register is organized as follows. The default value shipped from the factory for WEL, BP0, BP1, bits 4–5, and WPEN is ‘0’, and for bit 6 is ‘1’.

Table 2 Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|-------|-------|-------|---------|---------|---------|-------|
| WPEN (0) | X (1) | X (0) | X (0) | BP1 (0) | BP0 (0) | WEL (0) | X (0) |

Table 3 Status Register bit definition

| Bit | Definition | Description |
|--------------|------------------------|---|
| Bit 0 | Don't care | This bit is non-writable and always returns ‘0’ upon read. |
| Bit 1 (WEL) | Write enable | WEL indicates if the device is write enabled. This bit defaults to 0 (disabled) on power-up. WEL = 1 --> Write enabled WEL = 0 --> Write disabled |
| Bit 2 (BP0) | Block protect bit ‘0’ | Used for block protection. For details, see Table 4 . |
| Bit 3 (BP1) | Block protect bit ‘1’ | Used for block protection. For details, see Table 4 . |
| Bit 4–5 | Don't care | These bits are non-writable and always return ‘0’ upon read. |
| Bit 6 | Don't care | This bit is non-writable and always returns ‘1’ upon read. |
| Bit 7 (WPEN) | WriteProtectEnable bit | Used to enable the function of write protect pin (WP). For details, see Table 5 . |

Bits 0 and 4–5 are fixed at ‘0’ and bit 6 is fixed at ‘1’; none of these bits can be modified. Note that bit ‘0’ (“Ready or Write in progress” bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a ‘0’. An exception to this is when the device is waking up either from “[Deep Power-down Mode \(DPD, BAh\)](#)” on page 19 or “[Hibernate Mode \(HBN, B9h\)](#)” on page 20. The BP1 and BP0 control the software write-protection features and are non-volatile bits. The WEL flag indicates the state of the write enable latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in [Table 4](#).

Table 4 Block memory write protection

| BP1 | BP0 | Protected address range |
|-----|-----|-------------------------------------|
| 0 | 0 | None |
| 0 | 1 | 0x180000h to 0x1FFFFFFh (upper 1/4) |
| 1 | 0 | 0x100000h to 0x1FFFFFFh (upper 1/2) |
| 1 | 1 | 0x000000h to 0x1FFFFFFh (all) |

The BP1 and BP0 bits and the write enable latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the Status Register controls the effect of the hardware write protect (\overline{WP}) pin. Refer to [Figure 23](#) for the \overline{WP} pin timing diagram. When the WPEN bit is set to ‘0’, the status of the \overline{WP} pin is ignored. When the WPEN bit is set to 1, a LOW on the \overline{WP} pin inhibits a write to the Status Register. Thus the Status Register is write-protected only when WPEN = 1 and \overline{WP} = 0. [Table 5](#) summarizes the write protection conditions.

Table 5 Write protection

| WEL | WPEN | \overline{WP} | Protected blocks | Unprotected blocks | Status register |
|-----|------|-----------------|------------------|--------------------|-----------------|
| 0 | X | X | Protected | Protected | Protected |
| 1 | 0 | X | Protected | Unprotected | Unprotected |
| 1 | 1 | 0 | Protected | Unprotected | Protected |
| 1 | 1 | 1 | Protected | Unprotected | Unprotected |

4.1.3 Register Access commands

4.1.3.1 Read Status Register (RDSR, 05h)

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the Status Register provides information about the current state of the write-protection features. Following the RDSR opcode, the CY15X116QN will return one byte with the contents of the Status Register.




Figure 8 RDSR bus configuration

4.1.3.2 Write Status Register (WRSR, 01h)

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the WPEN, BP0, and BP1 bits as required. Before issuing a WRSR command, the WP pin must be HIGH or inactive. Note that on the CY15X116QN, WP only prevents writing to the Status Register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the write enable latch.




Figure 9 WRSR bus configuration (WREN not shown)

4.1.4 Memory operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the CY15X116QN can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

4.1.5 Memory Write Operation commands

4.1.5.1 Write Operation (Write, 02h)

All writes to the memory begin with a WREN opcode with \overline{CS} being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a three-byte address containing the 21-bit address (A20–A0) of the first data byte to be written into the memory. The upper four bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps \overline{CS} LOW. If the last address of 1FFFFFh is reached, the internal address counter will roll over to 00000h. Every data byte to be written is transmitted on SI in 8-clock cycles with MSb first and the LSb last. The rising edge of \overline{CS} terminates a write operation. The CY15X116QN write operation is shown in Figure 10.

Notes

- When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device. EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.
- If power is lost in the middle of the write operation, only the last completed byte will be written.




Figure 10 Memory write (WREN not shown) operation

4.1.6 Memory Read Operation commands

4.1.6.1 Read Operation (READ, 03h)

After the falling edge of \overline{CS} , the bus master can issue a READ opcode. Following the READ command is a three-byte address containing the 21-bit address (A20–A0) of the first byte of the read operation. The upper four bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and \overline{CS} is LOW. If the last address of 1FFFFh is reached, the internal address counter will roll over to 00000h. Every read data byte on SO is driven in 8-clock cycles with MSb first and the LSb last. The rising edge of \overline{CS} terminates a read operation and tristates the SO pin. The CY15X116QN read operation is shown in [Figure 11](#).




Figure 11 Memory read operation

4.1.6.2 Fast Read Operation (FAST_READ, 0Bh)

The CY15X116QN supports a FAST READ opcode (0Bh) that is provided for opcode compatibility with serial flash devices. The Fast read opcode is followed by a three-byte address containing the 21-bit address (A20–A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of 8-clock cycle. The fast read operation is otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving the opcode, address, and a dummy byte, the CY15X116QN starts driving its SO line with data bytes, with MSb first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is incremented automatically, and after the last address 1FFFFh is reached, the internal address counter rolls over to 00000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of \overline{CS} terminates a fast read operation and tristates the SO pin. The CY15X116QN Fast Read operation is shown in [Figure 12](#).

Note

The dummy byte can be any 8-bit value but Axh (8'b1010xxxx). The lower 4 bits of Axh are don't care bits. Hence, Axh essentially represents 16 different 8-bit values which shouldn't be transmitted as the dummy byte. 00h is typically used as the dummy byte in most use cases.




Figure 12 Fast read operation

4.1.7 Special Sector Memory Access commands

4.1.7.1 Special Sector Write (SSWR, 42h)

All writes to the 256-byte special begin with a WREN opcode with \overline{CS} being asserted and deasserted. The next opcode is SSWR. The SSWR opcode is followed by a three-byte address containing the 8-bit sector address (A7–A0) of the first data byte to be written into the special sector memory. The upper 16 bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps \overline{CS} LOW. Once the internal address counter auto increments to XXXFFh, \overline{CS} should toggle HIGH to terminate the ongoing SSWR operation. Every data byte to be written is transmitted on SI in 8-clock cycles with MSb first and the LSb last. The rising edge of \overline{CS} terminates a write operation. The CY15X116QN special sector write operation is shown in [Figure 13](#).

Notes

- If power is lost in the middle of the write operation, only the last completed byte will be written.
- The special sector F-RAM memory guarantees to retain data integrity up to three cycles of standard reflow soldering.




Figure 13 Special sector write (WREN not shown) operation

4.1.7.2 Special Sector Read (SSRD, 4Bh)

After the falling edge of \overline{CS} , the bus master can issue an SSRD opcode. Following the SSRD command is a three-byte address containing the 8-bit address (A7–A0) of the first byte of the special sector read operation. The upper 16 bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and \overline{CS} is LOW. Once the internal address counter auto increments to XXXFFh, \overline{CS} should toggle HIGH to terminate the ongoing SSRD operation. Every read data byte on SO is driven in 8-clock cycles with MSb first and the LSb last. The rising edge of \overline{CS} terminates a special sector read operation and tristates the SO pin. The CY15X116QN special sector read operation is shown in [Figure 14](#).

Note: The special sector F-RAM memory guarantees to retain data integrity up to three cycles of standard reflow soldering.




Figure 14 Special sector read operation

4.1.8 Identification and Serial Number commands

4.1.8.1 Read Device ID (RDID, 9Fh)

The CY15X116QN device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the 9-byte manufacturer ID and product ID, both of which are read-only bytes. The JEDEC-assigned manufacturer ID places the Ramtron identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, and the product revision code. [Table 6](#) shows 9-byte device ID field description. Refer to [“Ordering information”](#) on page 31 for 9-byte device ID of an individual part. The CY15X116QN read device ID operation is shown in [Figure 15](#).

Note: The least significant data byte (byte 0) shifts out first and the most significant data byte (byte 8) shifts out last.

Table 6 9-byte device ID

| Device ID field description | | | | | | | |
|-----------------------------|----------------|----------------|------------|----------------|----------------|-------------|-----------------|
| Manufacturer ID [71:16] | Family [15:13] | Density [12:9] | Inrush [8] | Sub type [7:5] | Revision [4:3] | Voltage [2] | Frequency [1:0] |
| 56-bit | 3-bit | 4-bit | 1-bit | 3-bit | 2-bit | 1-bit | 2-bit |

Refer to [“Ordering information”](#) on page 31 for 9-byte device ID of an individual part.




Figure 15 Read Device ID

4.1.8.2 Read Unique ID (RUID, 4Ch)

The CY15X102QN device can be interrogated for unique ID which is a factory programmed, 64-bit number unique to each device. The RUID opcode, 4Ch allows to read the 8-byte, read only unique ID. The CY15X102QN read unique ID operation is shown in [Figure 16](#).

Notes

- The least significant data byte (byte 0) shifts out first and the most significant data byte (byte 7) shifts out last.
- The unique ID registers are guaranteed to retain data integrity of up to three cycles of the standard reflow soldering.




Figure 16 Read Unique ID

4.1.8.3 Write Serial Number (WRSN, C2h)

The serial number is an 8-byte one-time programmable memory space provided to the user to uniquely identify a PC board or a system. A serial number typically consists of a two-byte Customer ID, followed by five -bytes of a unique serial number and one-byte of CRC check. However, the end application can define its own format for the 8-byte serial number. All writes to the Serial Number Register begin with a WREN opcode with \overline{CS} being asserted and deasserted. The next opcode is WRSN. The WRSN instruction can be used in burst mode to write all the 8-bytes of serial number. After the last byte of the serial number is shifted in, \overline{CS} must be driven HIGH to complete the WRSN operation. The CY15X116QN write serial number operation is shown in Figure 17.

Note: The CRC checksum is not calculated by the device. The system firmware must calculate the CRC checksum on the 7-byte content and append the checksum to the 7-byte user-defined serial number before programming the 8-byte serial number into the serial number register. The factory default value for the 8-byte serial number is '0000000000000000h'.

Table 7 8-byte serial number

| 16-bit customer identifier | | 40-bit unique number | | | | | 8-bit CRC |
|----------------------------|-----------|----------------------|-----------|-----------|-----------|----------|-----------|
| SN[63:56] | SN[55:48] | SN[47:40] | SN[39:32] | SN[31:24] | SN[23:16] | SN[15:8] | SN[7:0] |




Figure 17 Write serial number (WREN not shown) operation

4.1.8.4 Read Serial Number (RDSN, C3h)

The CY15X116QN device incorporates an 8-byte serial space provided to the user to uniquely identify the device. The serial number is read using the RDSN instruction. A serial number read may be performed in burst mode to read all the eight bytes at once. After the last byte of the serial number is read, the device loops back to the first byte of the serial number. An RDSN instruction can be issued by shifting the opcode for RDSN after \overline{CS} goes LOW. The CY15X116QN read serial number operation is shown in Figure 18.

Note: The least significant data byte (byte 0) shifts out first and the most significant data byte (byte 7) shifts out last.




Figure 18 Read serial number operation

4.1.9 Low-power Mode commands

4.1.9.1 Deep Power-down Mode (DPD, BAh)

A power-saving deep power-down mode is implemented on the CY15X116QN device. The device enters the deep power-down mode after t_{ENTDPD} time after the DPD opcode BAh is clocked in and a rising edge of \overline{CS} is applied. When in deep power-down mode, the SCK and SI pins are ignored and SO will be Hi-Z, but the device continues to monitor the \overline{CS} pin.

A \overline{CS} pulse-width of t_{CSDPD} exits the DPD mode after t_{EXTDPD} time. The \overline{CS} pulse-width can be generated either by sending a dummy command cycle or toggling \overline{CS} alone while SCK and I/Os are don't care. The I/Os remain in hi-Z state during the wakeup from deep power-down. Refer to [Figure 19](#) for DPD entry and [Figure 20](#) for DPD exit timing.




Figure 19 DPD entry timing




Figure 20 DPD exit timing

4.1.9.2 Hibernate Mode (HBN, B9h)

A lowest power hibernate mode is implemented on the CY15X116QN device. The device enters hibernate mode after t_{ENTHIB} time after the HBN opcode B9h is clocked in and a rising edge of CS is applied. When in hibernate mode, the SCK and SI pins are ignored and SO will be Hi-Z, but the device continues to monitor the CS pin. On the next falling edge of CS, the device will return to normal operation within t_{EXTHIB} time. The SO pin remains in a Hi-Z state during the wakeup from hibernate period. The device does not necessarily respond to an opcode within the wakeup period. To exit the hibernate mode, the controller may send a “dummy” read, for example, and wait for the remaining t_{EXTHIB} time.




Figure 21 Hibernate mode operation

4.1.9.3 Endurance

The CY15X116QN devices are capable of being accessed at least 10^{15} times, reads or writes.

An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 256K rows of 64-bit each. The entire row is internally accessed once, whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. **Table 8** shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop.

F-RAM read and write endurance is virtually unlimited at a 40 MHz clock rate.

Table 8 Time to reach endurance limit for repeating 64-byte loop

| SCK freq (MHz) | Endurance cycles/sec | Endurance cycles/year | Years to reach 10^{15} limit |
|----------------|----------------------|-----------------------|--------------------------------|
| 40 | 73,040 | 2.30×10^{12} | 432 |
| 20 | 36,520 | 1.16×10^{12} | 864 |
| 10 | 18,380 | 5.79×10^{11} | 1727 |
| 5 | 9,190 | 2.90×10^{11} | 3454 |

5 Maximum ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

| | |
|---|--------------------------------------|
| Storage temperature | –65°C to +125°C |
| Maximum accumulated storage time At 125 °C ambient temperature At 85 °C ambient temperature | 1000 h 10 Years |
| Maximum junction temperature | 125°C |
| Supply voltage on V _{DD} relative to V _{SS} : CY15V116QN CY15B116QN | –0.5 V to +2.4 V –0.5 V to +4.1 V |
| Input voltage | $V_{IN} \leq V_{DD} + 0.5 \text{ V}$ |
| DC voltage applied to outputs in High-Z state | –0.5 V to V _{DD} + 0.5 V |
| Transient voltage (< 20 ns) on any pin to ground potential | –2.0 V to V _{DD} + 2.0 V |
| Package power dissipation capability (T _A = 25 °C) | 1.0 W |
| Surface mount lead soldering temperature (3 seconds) | +260°C |
| DC output current (1 output at a time, 1s duration) | 15 mA |
| Electrostatic discharge voltage human body model (JEDEC Std JESD22-A114-B) | 2 kV |
| Charged device model (JEDEC Std JESD22-C101-A) | 500 V |
| Latch-up current | >140 mA |

Operating range

6 Operating range

Table 9 **Operating range**

| Device | Range | Ambient temperature | V _{DD} |
|------------|------------|---------------------|------------------|
| CY15V116QN | Industrial | −40°C to +85°C | 1.71 V to 1.89 V |
| CY15B116QN | | | 1.8 V to 3.6 V |

7 DC electrical characteristics

Over the **Operating range**

Table 10 DC electrical characteristics

| Parameter | Description | Test conditions | Min | Typ ^[2, 3] | Max | Unit |
|-----------|---|--|----------------------------|-----------------------|---------------------|---------------|
| V_{DD} | Power supply | CY15V116QN | 1.71 | 1.80 | 1.89 | V |
| | | CY15B116QN | 1.80 | 3.30 | 3.60 | |
| I_{DD} | V_{DD} supply current | $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$; SCK toggling between $V_{DD} - 0.2 \text{ V}$ and V_{SS} , other inputs V_{SS} or $V_{DD} - 0.2 \text{ V}$. SO = Open; | $f_{SCK} = 1 \text{ MHz}$ | – | 0.60 | mA |
| | | | $f_{SCK} = 40 \text{ MHz}$ | – | 2.70 | |
| | | $V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$; SCK toggling between $V_{DD} - 0.2 \text{ V}$ and V_{SS} , other inputs V_{SS} or $V_{DD} - 0.2 \text{ V}$. SO = Open; | $f_{SCK} = 1 \text{ MHz}$ | – | 0.70 | |
| | | | $f_{SCK} = 40 \text{ MHz}$ | – | 3.10 | |
| I_{SB} | V_{DD} standby current | $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$; $\overline{CS} = V_{DD}$. All other inputs V_{SS} or V_{DD} . | – | 14 | 252.5 | μA |
| | | $V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$; $\overline{CS} = V_{DD}$. All other inputs V_{SS} or V_{DD} . | – | 14 | 253.5 | |
| I_{DPD} | Deep power- down current | $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$; $\overline{CS} = V_{DD}$. All other inputs V_{SS} or V_{DD} . | – | 1.10 | 27.70 | μA |
| | | $V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$; $\overline{CS} = V_{DD}$. All other inputs V_{SS} or V_{DD} . | – | 1.30 | 29 | |
| I_{HBN} | Hibernate mode current | $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$; $\overline{CS} = V_{DD}$. All other inputs V_{SS} or V_{DD} . | – | 0.10 | 0.90 | μA |
| | | $V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$; $\overline{CS} = V_{DD}$. All other inputs V_{SS} or V_{DD} . | – | 0.10 | 1.60 | |
| I_{LI} | Input leakage current on I/O pins except WP pin | $V_{SS} < V_{IN} < V_{DD}$ | –1 | – | 1 | μA |
| | Input leakage current on WP pin | | –100 | – | 1 | |
| I_{LO} | Output leakage current | $V_{SS} < V_{OUT} < V_{DD}$ | –1 | – | 1 | μA |
| V_{IH} | Input HIGH voltage | – | $0.7 \times V_{DD}$ | – | $V_{DD} + 0.3$ | V |
| V_{IL} | Input LOW voltage | – | –0.3 | – | $0.3 \times V_{DD}$ | |
| V_{OH1} | Output HIGH voltage | $I_{OH} = -1 \text{ mA}$, $V_{DD} = 2.7 \text{ V}$ | 2.4 | – | – | |
| V_{OH2} | Output HIGH voltage | $I_{OH} = -100 \mu\text{A}$ | $V_{DD} - 0.2$ | – | – | |
| V_{OL1} | Output LOW voltage | $I_{OL} = 2 \text{ mA}$, $V_{DD} = 2.7 \text{ V}$ | – | – | 0.4 | |
| V_{OL2} | Output LOW voltage | $I_{OL} = 150 \mu\text{A}$ | – | – | 0.2 | |

Notes

- Typical values are at 25°C, $V_{DD} = V_{DD}(\text{typ})$.
- This parameter is guaranteed by characterization; not tested in production.

8 Data retention and endurance

Table 11 Data retention and endurance

| Parameter | Description | Test condition | Min | Max | Unit |
|-----------|----------------|----------------------------|-----------|-----|--------|
| T_{DR} | Data retention | $T_A = 85^{\circ}\text{C}$ | 10 | – | Years |
| | | $T_A = 70^{\circ}\text{C}$ | 141 | – | |
| | | $T_A = 60^{\circ}\text{C}$ | 151 | – | |
| | | $T_A = 50^{\circ}\text{C}$ | 160 | – | |
| NV_C | Endurance | Over operating temperature | 10^{15} | – | Cycles |

9 Capacitance

For all packages.

Table 12 **Capacitance**

| Parameter ^[4] | Description | Test conditions | Max | Unit |
|--------------------------|-----------------------------|---|-----|------|
| C _O | Output pin capacitance (SO) | T _A = 25°C, f = 1 MHz, V _{DD} = V _{DD} (typ) | 8 | pF |
| C _I | Input pin capacitance | | 6 | |

Note

4. This parameter is guaranteed by characterization; not tested in production.

Thermal resistance

10 Thermal resistance

Table 13 **Capacitance**

| Parameter ^[5] | Description | Test conditions | 24-ball FBGA package | Unit |
|--------------------------|--|--|----------------------|------|
| Θ_{JA} | Thermal resistance (junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51. | 46.4 | °C/W |
| Θ_{JC} | Thermal resistance (junction to case) | | 22.8 | |

Note

5. This parameter is guaranteed by characterization; not tested in production.

AC test conditions

11 AC test conditions

| | |
|--|-------------------------|
| Input pulse levels | 10% and 90% of V_{DD} |
| Input rise and fall times | 3 ns |
| Input and output timing reference levels | $0.5 \times V_{DD}$ |
| Output load capacitance | 30 pF |

12 AC switching characteristics

Over the **Operating range**

| Parameters ^[6] | | Description | 35 MHz | | 40 MHz | | Unit |
|---------------------------|-------------------|---|--------|-----|--------|-----|------|
| Parameter | Alt. parameter | | Min | Max | Min | Max | |
| f_{SCK} | – | SCK clock frequency | 0 | 35 | 0 | 40 | MHz |
| t_{CH} | – | Clock HIGH time | 13 | – | 11 | – | ns |
| t_{CL} | – | Clock LOW time | 13 | – | 11 | – | |
| $t_{\text{CLZ}}^{[7]}$ | – | Clock LOW to output Low-Z | 0 | – | 0 | – | |
| t_{CSS} | t_{CSU} | Chip select setup | 5 | – | 5 | – | |
| t_{CSH} | t_{CSH} | Chip select hold - SPI mode 0 | 5 | – | 5 | – | |
| t_{CSH1} | – | Chip select hold - SPI mode 3 | 10 | – | 10 | – | |
| $t_{\text{HZCS}}^{[8,9]}$ | t_{OD} | Output disable time | – | 12 | – | 12 | |
| t_{CO} | t_{ODV} | Output data valid time | – | 9 | – | 9 | |
| t_{OH} | – | Output hold time | 1 | – | 1 | – | |
| t_{CS} | t_{D} | Deselect time | 40 | – | 40 | – | |
| t_{SD} | t_{SU} | Data setup time | 5 | – | 5 | – | |
| t_{HD} | t_{H} | Data hold time | 5 | – | 5 | – | |
| t_{WPS} | t_{WHSL} | WP setup time (w.r.t $\overline{\text{CS}}$) | 20 | – | 20 | – | |
| t_{WPH} | t_{SHWL} | WP hold time (w.r.t $\overline{\text{CS}}$) | 20 | – | 20 | – | |




Figure 22 Synchronous data timing (Mode 0 and Mode 3)

Notes

- Test conditions assume a signal transition time of 3 ns or less, timing reference levels of $0.5 \times V_{\text{DD}}$, input pulse levels of 10% to 90% of V_{DD} , and output loading of the specified $I_{\text{OL}}/I_{\text{OH}}$ and 30pF load capacitance shown in **“AC test conditions”** on page 27.
- Guaranteed by design.
- t_{HZCS} is specified with a load capacitance of 5pF. Transition is measured when the output enters a high-impedance state.
- This parameter is guaranteed by characterization; not tested in production.

AC switching characteristics




Figure 23 Write protect timing during Write Status Register (WRSR) operation

13 Power cycle timing

Over the **Operating range**

| Parameter ^[10] | | Description | Min | Max | Unit |
|---------------------------|----------------|---|-------|----------------------|-----------|
| Parameter | Alt. parameter | | | | |
| t_{PU} | | Power-up $V_{DD(min)}$ to first access (\overline{CS} LOW) | 450 | – | μs |
| $t_{VR}^{[11]}$ | | V_{DD} power-up ramp rate | 30 | – | $\mu s/V$ |
| $t_{VF}^{[11, 12]}$ | | V_{DD} power-down ramp rate | 20 | – | |
| $t_{ENTDPD}^{[13]}$ | t_{PD} | \overline{CS} HIGH to enter deep power-down (\overline{CS} HIGH to Hibernate mode current) | – | 3 | μs |
| t_{CSDPD} | | \overline{CS} pulse width to wake up from deep power-down mode | 0.015 | $4 \times 1/f_{SCK}$ | |
| t_{EXTDPD} | t_{RPD} | Recovery time from deep power-down mode (\overline{CS} LOW to ready for access) | – | 13 | |
| $t_{ENTHIB}^{[14]}$ | | Time to enter hibernate (\overline{CS} HIGH to enter hibernate mode current) | – | 3 | |
| $t_{EXTHIB}^{[14]}$ | t_{REC} | Recovery time from hibernate mode (\overline{CS} LOW to ready for access) | – | 450 | |
| $V_{DD(LOW)}^{[12]}$ | | Low V_{DD} where initialization must occur | 0.6 | – | V |
| $t_{PD}^{[12]}$ | | $V_{DD(LOW)}$ time when $V_{DD(LOW)}$ at 0.6V | 130 | – | μs |
| | | $V_{DD(LOW)}$ time when $V_{DD(LOW)}$ at V_{SS} | 70 | – | |




Figure 24 Power cycle timing

Notes

10. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of $0.5 \times V_{DD}$, input pulse levels of 10% to 90% of V_{DD} , and output loading of the specified I_{OL}/I_{OH} and 30pF load capacitance shown in “AC test conditions” on page 27.
11. Slope measured at any point on the V_{DD} waveform.
12. This parameter is guaranteed by characterization; not tested in production.
13. Guaranteed by design. Refer to **Figure 19** for deep power-down mode timing.
14. Guaranteed by design. Refer to **Figure 21** for hibernate mode timing.

14 Ordering information

| Ordering code | Device ID | Package diagram | Package type | Operating range |
|-------------------|--------------------|-----------------|--------------|-----------------|
| CY15B116QN-40BKXI | 7F7F7F7F7F7FC23003 | 001-97209 | 24-ball FBGA | Industrial |
| CY15V116QN-40BKXI | 7F7F7F7F7F7FC23007 | | | |

All these parts are Pb-free. Contact your local sales representative for availability of these parts.

14.1 Ordering code definitions

| | | | | | | | | | | | | |
|----|----|---|-----|---|---|---|----|----|---|---|---|--|
| CY | 15 | B | 116 | Q | N | - | 40 | BK | X | I | T | |
| | | | | | | | | | | | | Options: Blank = Standard; T = Tape and reel |
| | | | | | | | | | | | | Temperature range: I = Industrial (–40 °C to +85 °C) |
| | | | | | | | | | | | | X = Pb-free |
| | | | | | | | | | | | | Package type: BK = 24-ball FBGA |
| | | | | | | | | | | | | Frequency: 40 = 40 MHz |
| | | | | | | | | | | | | N = No Inrush current control |
| | | | | | | | | | | | | Interface: Q = SPI F-RAM |
| | | | | | | | | | | | | Density: 116 = 16-Mbit |
| | | | | | | | | | | | | Voltage: B = 1.8 V to 3.6 V; V = 1.71 V to 1.89 V |
| | | | | | | | | | | | | 15 = F-RAM |
| | | | | | | | | | | | | CY = CYPRESS™ (An Infineon company) |

15 Package diagram




Figure 25 24L FBGA 8 × 6 × 1.2 mm BK24A package outline, 001-97209

16 Acronyms

Table 14 Acronyms used in this document

| Acronym | Description |
|---------|---|
| CPHA | Clock phase |
| CPOL | Clock polarity |
| EEPROM | Electrically erasable programmable read-only memory |
| EIA | Electronic industries alliance |
| F-RAM | Ferroelectric random access memory |
| I/O | Input/output |
| JEDEC | Joint electron devices engineering council |
| JESD | JEDEC standards |
| LSb | Least significant bit |
| MSb | Most significant bit |
| RoHS | Restriction of hazardous substances |
| SPI | Serial peripheral interface |

17 Document conventions

17.1 Units of measure

Table 15 Units of measure

| Symbol | Unit of measure |
|---------------|------------------------|
| °C | degree Celsius |
| Hz | hertz |
| kHz | kilohertz |
| kΩ | kilohm |
| Mb | megabit |
| MHz | megahertz |
| μA | microampere |
| μF | microfarad |
| μs | microsecond |
| mA | milliampere |
| ms | millisecond |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |

Revision history

| Document version | Date of release | Description of changes |
|------------------|-----------------|------------------------|
| *E | 2022-05-25 | Publish to web. |

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-05-25
Published by
Infineon Technologies AG
81726 Munich, Germany

© 2022 Infineon Technologies AG.
All Rights Reserved.

Do you have a question about this document?

Go to www.infineon.com/support

Document reference
002-30282 Rev. *E

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.