

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 16-Mbit (1024K × 16) nvSRAM

#### **Features**


- 16-Mbit nonvolatile static random access memory (nvSRAM)
  - □ 30-ns and 45-ns access times
  - □ Logically organized as 1024K × 16
  - Hands-off automatic STORE on power-down with only a small capacitor
  - STORE to QuantumTrap nonvolatile elements is initiated by software, device pin, or AutoStore on power-down
  - □ RECALL to SRAM initiated by software or power-up
- High reliability
  - □ Infinite read, write, and RECALL cycles
  - ☐ 1 million STORE cycles to QuantumTrap
  - □ Data retention: 20 years
- Sleep mode operation
- Low power consumption
  - □ Active current of 75 mA at 45 ns
  - ☐ Standby mode current of 650 µA
  - ☐ Sleep mode current of 10 µA
- Operating voltage
  - $\square$  Core V<sub>CC</sub> = 2.7 V to 3.6 V; I/O V<sub>CCQ</sub> = 1.65 V to 1.95 V

- Industrial temperature: -40 °C to +85 °C
- 165-ball fine-pitch ball grid array (FBGA) package
- Restriction of hazardous substances (RoHS) compliant

### **Functional Description**

The Cypress CY14V116N is a fast SRAM, with a nonvolatile element in each memory cell. The memory is organized as 1024K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM can be read and written an infinite number of times. The nonvolatile data residing in the nonvolatile elements do not change when data is written to the SRAM. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

For a complete list of related documentation, click here.



#### Note

1. In this datasheet,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ , such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH.



### Contents

Pinout	3
Pin Definitions	4
Device Operation	5
SRAM Read	5
SRAM Write	5
AutoStore Operation (Power-Down)	5
Hardware STORE (HSB) Operation	6
Hardware RECALL (Power-Up)	6
Software STORE	
Software RECALL	6
Sleep Mode	8
Preventing AutoStore	9
Data Protection	9
Maximum Ratings	10
Operating Range	10
DC Electrical Characteristics	10
Data Retention and Endurance	12
Capacitance	
Thermal Resistance	12
AC Test Loads and Waveforms	12
AC Test Conditions	12

AC Switching Characteristics	13
AutoStore/Power-Up RECALL Characteristics	17
Sleep Mode Characteristics	19
Software Controlled STORE and RECALL	
Characteristics	20
Hardware STORE Characteristics	22
Truth Table For SRAM Operations	23
Ordering Information	24
Ordering Code Definitions	24
Package Diagram	25
Acronyms	26
Document Conventions	26
Units of Measure	26
Document History Page	27
Sales, Solutions, and Legal Information	29
Worldwide Sales and Design Support	29
Products	29
PSoC® Solutions	29
Cypress Developer Community	29
Technical Support	29



# **Pinout**

Figure 1. Pin Diagram: 165-Ball FBGA (×16)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	A <sub>6</sub>	A <sub>8</sub>	WE	BLE	CE <sub>1</sub>	NC	OE	A <sub>5</sub>	$A_3$	NC
В	NC	$DQ_0$	DQ <sub>1</sub>	A <sub>4</sub>	BHE	CE <sub>2</sub>	NC	A <sub>2</sub>	NC	NC	NC
С	ZZ	NC	NC	V <sub>SS</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>1</sub>	V <sub>SS</sub>	NC	DQ <sub>15</sub>	DQ <sub>14</sub>
D	NC	DQ <sub>2</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
E	NC	V <sub>CAP</sub>	NC	V <sub>CCQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CCQ</sub>	NC	DQ <sub>13</sub>	NC
F	NC	$DQ_3$	NC	V <sub>CCQ</sub>	V <sub>CC</sub>	$V_{SS}$	V <sub>CC</sub>	V <sub>CCQ</sub>	NC	NC	DQ <sub>12</sub>
G	HSB	NC	NC	V <sub>CCQ</sub>	V <sub>CC</sub>	$V_{SS}$	V <sub>CC</sub>	V <sub>CCQ</sub>	NC	NC	NC
Н	NC	NC	V <sub>CCQ</sub>	V <sub>CCQ</sub>	V <sub>CC</sub>	$V_{SS}$	V <sub>CC</sub>	V <sub>CCQ</sub>	V <sub>CCQ</sub>	NC	NC
J	NC	NC	NC	V <sub>CCQ</sub>	V <sub>CC</sub>	$V_{SS}$	V <sub>CC</sub>	V <sub>CCQ</sub>	NC	DQ <sub>8</sub>	NC
K	NC	NC	$DQ_4$	$V_{CCQ}$	V <sub>CC</sub>	$V_{SS}$	V <sub>CC</sub>	V <sub>CCQ</sub>	NC	NC	NC
L	NC	DQ <sub>5</sub>	NC	V <sub>CCQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CCQ</sub>	NC	NC	DQ <sub>9</sub>
М	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	DQ <sub>10</sub>	NC
N	NC	DQ <sub>6</sub>	DQ <sub>7</sub>	V <sub>SS</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	NC	A <sub>13</sub>	A <sub>19</sub>	NC	A <sub>18</sub>	A <sub>12</sub>	NC	DQ <sub>11</sub>	NC
R	NC	NC	A <sub>15</sub>	NC	A <sub>17</sub>	NC	A <sub>16</sub>	NC <sup>[2]</sup>	A <sub>14</sub>	NC	NC

Note
2. Address expansion for 32-Mbit. NC pin not connected to die.



# **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>19</sub>	Input	Address inputs. Used to select one of the 1,048,576 words of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>15</sub>	Input/Output	Bidirectional data I/O lines. Used as input or output lines depending on operation.
WE	Input	<b>Write Enable input, Active LOW</b> . When selected LOW, data on the I/O pins is written to the specific address location.
$\overline{\text{CE}}_{1,}\text{CE}_{2}$	Input	Chip Enable input. The device is selected and a memory access begins on the falling edge of $\overline{CE}_1$ (while $CE_2$ is HIGH) or the rising edge of $CE_2$ (while $\overline{CE}_1$ is LOW).
ŌĒ	Input	Output Enable, Active LOW. The active LOW $\overline{\text{OE}}$ input enables the data output buffers during read cycles. Deasserting $\overline{\text{OE}}$ HIGH causes the I/O pins to tristate.
BLE	Input	Byte Enable, Active LOW. When selected LOW, enables DQ <sub>7</sub> –DQ <sub>0</sub> .
BHE	Input	Byte Enable, Active LOW. When selected LOW, enables DQ <sub>15</sub> -DQ <sub>8</sub> .
ZZ	Input	Sleep Mode Enable. When the $\overline{ZZ}$ pin is pulled LOW, the device enters a low-power Sleep mode and consumes the lowest power. Because this input is logically AND'ed with $\overline{CE}$ , $\overline{ZZ}$ must be HIGH for normal operation.
V <sub>CC</sub>	Power supply	Power. Power supply inputs to the core of the device.
V <sub>CCQ</sub>	Power supply	I/O Power. Power supply inputs for the inputs and outputs of the device.
V <sub>SS</sub>	Power Supply	Ground for the device. Must be connected to ground of the system.
HSB	Input/Output	Hardware STORE Busy (HSB). When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW external to the <a href="chip">chip</a> , it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>	Power Supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	NC	No Connect. Die pads are not connected to the package pin.



### **Device Operation**

The CY14V116N nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) automatically at power-down, or from the nonvolatile cell to the SRAM (the RECALL operation) on power-up. Both the STORE and RECALL operations are also available under software control. Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14V116N supports infinite reads and writes to the SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. See the Truth Table For SRAM Operations on page 23 for a complete description of read and write modes.

#### **SRAM Read**

The CY14V116N performs a read cycle whenever  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW, and  $\overline{\text{WE}}$ ,  $\overline{\text{ZZ}}$ , and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_0$ – $A_{19}$  determines which of the 1,048,576 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

### **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0</sub>–DQ<sub>15</sub> is written into the memory if it is valid  $t_{SD}$  before the end of a  $\overline{\text{WE}}$ -controlled write or before the end of a  $\overline{\text{CE}}$ -controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written. Keep  $\overline{\text{OE}}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left  $\overline{\text{LOW}}$ , the internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes I OW

#### **AutoStore Operation (Power-Down)**

The CY14V116N stores data to the nonvolatile QuantumTrap cells using one of the three storage operations. These <a href="three">three</a> operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of nvSRAM and is enabled by default on the CY14V116N device.

During normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a STORE operation during power-down. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$  and a STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to the  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in the section Preventing AutoStore on page 9. If AutoStore is enabled without a capacitor on the  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the STORE. This corrupts the data stored in the nvSRAM.

Figure 2. AutoStore Mode




Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 10 for the size of the  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{VCAP}$  by a regulator on the chip. A pull-up resistor should be placed on WE to hold it inactive during power-up. This pull-up resistor is only effective if the WE signal is in tristate during power-up. When the nvSRAM comes out of power-up-RECALL, the host microcontroller must be active or the WE held inactive until the host microcontroller comes out of reset

To reduce unnecessary nonvolatile STOREs, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place (which sets a write latch) since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.



### Hardware STORE (HSB) Operation

The CY14V116N provides the  $\overline{\text{HSB}}$  pin to control and acknowledge the STORE operations. The  $\overline{\text{HSB}}$  pin is used to request a Hardware STORE cycle. When the  $\overline{\text{HSB}}$  pin is driven LOW, the device conditionally initiates a STORE operation after to the STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The  $\overline{\text{HSB}}$  pin also acts as an open drain driver (an internal 100-k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation,  $\overline{\text{HSB}}$  is driven HIGH for a short time (t<sub>HHHD</sub>) with standard output high current and then remains HIGH by an internal 100-k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after HSB goes LOW <u>are inhibited</u> until HSB returns HIGH. If the write latch is not set, HSB is not driven LOW by the device. However, any of the SRAM read and write cycles are inhibited until HSB is returned HIGH by the host microcontroller or another external source.

During any STORE operation, regardless of how it is initiated, the device continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the <a href="https://nxspace.org/nct/nc/nc/4">nvSRAM</a> memory access is inhibited for t<sub>LZHSB</sub> time after the HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

### Hardware RECALL (Power-Up)

During power-up or after any low-power condition ( $V_{CC} < V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on power-up, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

#### **Software STORE**

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. A Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, the previous nonvolatile data is first erased, followed by a store into the nonvolatile elements. After a STORE cycle is initiated, further reads and writes are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence. Otherwise, the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid Read
- 2. Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- Read address 0x703F Valid Read
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with  $\overline{\text{CE}}$ -controlled reads or  $\overline{\text{OE}}$ -controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six read sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation.

<u>To initiate</u> the RECALL cycle, perform the following sequence of CE or OE controlled read operations:

- 1. Read address 0x4E38 Valid Read
- 2. Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- 5. Read address 0x703F Valid Read
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



Table 1. Mode Selection

<b>CE</b> [3]	WE	OE	BHE, BLE	$A_{15}$ - $A_0^{[4]}$	Mode	I/O	Power
Н	Х	Х	X	Х	Not selected	Output High Z	Standby
L	Н	L	L	Х	Read SRAM	Output Data	Active
L	L	Х	L	Х	Write SRAM	Input Data	Active
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[5]</sup>
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[5]</sup>
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active I <sub>CC2</sub> <sup>[5]</sup>
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[5]</sup>

Notes
3. In this datasheet,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $CE_2$  such that when  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW. Intermediate voltage levels are not permitted on any of the chip enable pins.

<sup>4.</sup> While there are 20 address lines on the CY14V116N, only 13 address lines ( $A_{14}$ – $A_2$ ) are used to control software modes. The remaining address lines are don't care.

<sup>5.</sup> The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile operation.




### Sleep Mode

In Sleep mode, the device consumes the lowest power supply current ( $I_{ZZ}$ ). The device enters a low-power Sleep mode after asserting the  $\overline{ZZ}$  pin LOW. After the Sleep mode is registered, the nvSRAM does a STORE operation to secure the data to the nonvolatile memory and then enters the low-power mode. The device starts consuming  $I_{ZZ}$  current after  $t_{SLEEP}$  time from the instance when the Sleep mode is initiated. When the  $\overline{ZZ}$  pin is LOW, all input pins are ignored except the  $\overline{ZZ}$  pin. The nvSRAM is not accessible for normal operations while it is in Sleep mode.

When the  $\overline{ZZ}$  pin is de-asserted (HIGH), there is a delay  $t_{WAKE}$  before you can access the device. If Sleep mode is not used, the  $\overline{ZZ}$  pin should be tied to  $V_{CCQ}$ .

**Note** When nvSRAM enters the Sleep mode, it initiates a nonvolatile STORE cycle, which results in losing one endurance cycle for every Sleep mode entry unless the data was not written to the nvSRAM since the last nonvolatile STORE/RECALL operation.

Figure 3. Sleep Mode (ZZ) Flow Diagram





#### **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation.

To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid Read
- 2. Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- 5. Read address 0x703F Valid Read
- 6. Read address 0x8B45 AutoStore Disable

AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation.

To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid Read
- Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- 5. Read address 0x703F Valid Read
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual software STORE operation must be performed to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

#### **Data Protection**

The CY14V116N protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and write operations. The low-voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14V116N is in a Write mode at power-up (both CE and WE are LOW), after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). When  $V_{CC} < V_{IODIS}$ , I/Os are disabled (no STORE takes place). This protects against inadvertent writes during power-up or brown out conditions.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Transient voltage (<20 ns) on any pin to ground potential2.0 V to V <sub>CCQ</sub> + 2.0 V
Package power dissipation capability (T <sub>A</sub> = 25 °C)
Surface mount lead soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 20 mA
Static discharge voltage (per MIL-STD-883, Method 3015) > 2001 V
Latch-up current > 140 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub>	V <sub>CCQ</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V	1.65 V to 1.95 V

### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Condition	ons	Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit
V <sub>CC</sub>	Core power supply	_		2.7	3.0	3.6	V
V <sub>CCQ</sub>	I/O power supply			1.65	1.80	1.95	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	Values obtained without	t <sub>RC</sub> = 30 ns	-	_	95	mA
		output loads (I <sub>OUT</sub> = 0 mA)	t <sub>RC</sub> = 45 ns	1	-	75	mA
I <sub>CCQ1</sub>	Average V <sub>CCQ</sub> current	Values obtained without	t <sub>RC</sub> = 30 ns	-	_	30	mA
		output loads (I <sub>OUT</sub> = 0 mA)	t <sub>RC</sub> = 45 ns	_	_	25	mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, $V_{CC} = V_{CC}$ (max). Average current for duration $t_{STORE}$		_	-	10	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC</sub> (typ), 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).		-	50	-	mA
I <sub>CCQ3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CCQ</sub> (typ), 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).		-	15	_	mA
I <sub>CC4</sub> <sup>[7]</sup>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Ave for duration t <sub>STORE</sub>	erage current	-	_	6	mA

- 6. Typical values are at 25 °C,  $V_{CC} = V_{CC}$  (typ) and  $V_{CCQ} = V_{CCQ}$  (typ). Not 100% tested.
- 7. This parameter is only guaranteed by design and is not tested.
- 8. The HSB pin has I<sub>OUT</sub> = -4 μA for V<sub>OH</sub> of 1.07 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.
- 9. Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore, it is always recommended to use a capacitor within the specified min and max limits.
- 10. Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.
- 11. These parameters are only guaranteed by design and are not tested.



### DC Electrical Characteristics (continued)

Over the Operating Range

Parameter	Description	Test Condition	ns	Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit
I <sub>SB</sub>	V <sub>CC</sub> standby current	$\overline{\text{CE}} \ge (\text{V}_{\text{CCQ}} - 0.2 \text{ V}).$	t <sub>RC</sub> = 30 ns	-	_	650	μΑ
		V <sub>IN</sub> ≤ 0.2 V or ≥ (V <sub>CCQ</sub> − 0.2 V). Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	t <sub>RC</sub> = 45 ns	_	-	500	μΑ
$I_{ZZ}$	Sleep mode current	All inputs are static at CI	MOS level	_	_	10	μΑ
I <sub>IX</sub> <sup>[8]</sup>	Input leakage current (except HSB)	$V_{CC} = V_{CC}$ (max), $V_{SS} \le$	$V_{IN} \leq V_{CC}$	-1	-	+1	μA
	Input leakage current (for HSB)	$V_{CC} = V_{CC}$ (max), $V_{SS} \le$	$V_{IN} \leq V_{CC}$	-100	_	+1	μΑ
l <sub>oz</sub>	Off state output leakage current	$V_{CC} = V_{CC} \text{ (max)}, V_{SS} \le \frac{CE}{WE} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{BLE}/\overline{E}$		-1	-	+1	μΑ
V <sub>IH</sub>	Input HIGH voltage	_		0.7 × V <sub>CCQ</sub>	_	V <sub>CCQ</sub> + 0.3	V
$V_{IL}$	Input LOW voltage	_		$V_{ss} - 0.3$	_	0.3 × V <sub>CCQ</sub>	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = -1 mA		V <sub>CCQ</sub> – 0.45	-	_	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 2 mA		_	_	0.45	V
V <sub>CAP</sub> <sup>[9</sup>	Storage capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub>		19.8	22.0	82.0	μF
V <sub>VCAP</sub> <sup>[10, 11]</sup>	Maximum voltage driven on V <sub>CAP</sub> pin by the device	$V_{CC} = V_{CC} \text{ (max)}$		_	-	5.0	V

- 6. Typical values are at 25 °C,  $V_{CC} = V_{CC}$  (typ) and  $V_{CCQ} = V_{CCQ}$  (typ). Not 100% tested.
- 7. This parameter is only guaranteed by design and is not tested.
- 8. The HSB pin has I<sub>OUT</sub> = -4 μA for V<sub>OH</sub> of 1.07 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.
- 9. Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore, it is always recommended to use a capacitor within the specified min and max limits.
- 10. Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.
- 11. These parameters are only guaranteed by design and are not tested.



### **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000,000	Cycles

### Capacitance

In the following table, the capacitance parameters are listed.

Parameter [12]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	pF
C <sub>IO</sub>	Input/Output capacitance	$V_{CC} = V_{CC}$ (typ), $V_{CCQ} = V_{CCQ}$ (typ)	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**


In the following table, the thermal resistance parameters are listed.

Parameter [12]	Description	Test Conditions	165-ball FBGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	15.6	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	accordance with EIA/JESD51.	2.9	°C/W

### **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms

For Tristate specs



## **AC Test Conditions**

Input pulse levels	0 V to 1.8 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	0.9 V

#### Note

Document Number: 001-75791 Rev. \*J

<sup>12.</sup> These parameters are only guaranteed by design and are not tested.



# **AC Switching Characteristics**

Over the Operating Range

Parame	ters <sup>[13]</sup>		30	ns	45	ns	
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read C	ycle			1		•	
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	_	30	_	45	ns
t <sub>RC</sub> <sup>[14]</sup>	t <sub>RC</sub>	Read cycle time	30	_	45	_	ns
t <sub>AA</sub> <sup>[15]</sup>	t <sub>AA</sub>	Address access time	-	30	_	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	14	_	20	ns
t <sub>OHA</sub> <sup>[15]</sup>	t <sub>OH</sub>	Output hold after address change	3	_	3	-	ns
t <sub>LZCE</sub> [16]	$t_{LZ}$	Chip enable to output active	3	_	3	-	ns
t <sub>HZCE</sub> [16, 17]	t <sub>HZ</sub>	Chip disable to output inactive	_	12	_	15	ns
t <sub>LZOE</sub> [16]	t <sub>OLZ</sub>	Output enable to output active	0	_	0	-	ns
t <sub>HZOE</sub> [16, 17]	t <sub>OHZ</sub>	Output disable to output inactive	_	12	_	15	ns
t <sub>PU</sub> <sup>[16]</sup>	t <sub>PA</sub>	Chip enable to power active	0	-	0	-	ns
t <sub>PD</sub> <sup>[16]</sup>	t <sub>PS</sub>	Chip disable to power standby	_	30	_	45	ns
t <sub>DBE</sub>	-	Byte enable to data valid	_	14	_	20	ns
t <sub>LZBE</sub> <sup>[16]</sup>	-	Byte enable to output active	0	_	0	-	ns
t <sub>HZBE</sub> [16, 17]	-	Byte disable to output inactive	_	12	_	15	ns
SRAM Write C	ycle		·				
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	30	_	45	_	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	24	-	30	-	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	24	_	30	_	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	14	_	15	_	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	_	0	_	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	24	_	30	_	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	0	-	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	_	0	-	ns
t <sub>HZWE</sub> [16, 17, 18	t <sub>WZ</sub>	Write enable to output disable	-	12	_	15	ns
t <sub>LZWE</sub> [16]	t <sub>OW</sub>	Output active after end of write	3	_	3	-	ns
t <sub>BW</sub>	-	Byte enable to end of write	24	_	30	-	ns

<sup>13.</sup> Test conditions assume a signal transition time of 3 ns or less, timing reference levels of  $V_{CCQ}/2$ , input pulse levels of 0 to  $V_{CCQ}$  (typ), and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance, as shown in Figure 4 on page 12.

<sup>14.</sup> WE must be HIGH during SRAM read cycles.

<sup>15.</sup> Device is continuously selected with  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$  and  $\overline{\text{BLE}}$ ,  $\overline{\text{BHE}}$  LOW.

<sup>16.</sup> These parameters are only guaranteed by design and are not tested.


<sup>17.</sup>  $t_{\text{HZCE}}$ ,  $t_{\text{HZOE}}$ ,  $t_{\text{HZDE}}$ ,  $\underline{\underline{and}}$   $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF. Transition is measured  $\pm 200$  mV from the steady state output voltage.

<sup>18.</sup> If  $\overline{\text{WE}}$  is LOW when  $\overline{\text{CE}}$  goes LOW, the outputs remain in the high impedance state.

Address Address Valid **Output Data Valid** Previous Data Valid **Data Output** 

Figure 5. SRAM Read Cycle 1: Address Controlled  $^{[19,\ 20,\ 21]}$ 

Figure 6. SRAM Read Cycle 2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled<sup>[22, 23]</sup>



- Notes
  19. WE must be HIGH during SRAM read cycles.
- 20. Device is continuously selected with  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$  and  $\overline{\text{BLE}}$ ,  $\overline{\text{BHE}}$  LOW.
- 21. HSB must remain HIGH during Read and Write cycles.
- 22. WE must be HIGH during SRAM read cycles.
- 23. HSB must remain HIGH during Read and Write cycles.






Figure 7. SRAM Write Cycle 1: WE Controlled<sup>[27, 25, 28]</sup>

Notes 24. WE must be HIGH during SRAM read cycles.

<sup>25.</sup> HSB must remain HIGH during Read and Write cycles.

<sup>26.</sup> In this datasheet  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. Intermediate voltage levels are not permitted on any of the chip enable pins.

<sup>27.</sup> If  $\overline{\text{WE}}$  is LOW when  $\overline{\text{CE}}$  goes LOW, the outputs remain in the high impedance state.

<sup>28.</sup> CE or WE must be ≥V<sub>IH</sub> during address transitions.





Figure 8. SRAM Write Cycle 2:  $\overline{\text{CE}}$  Controlled<sup>[29, 30, 31]</sup>

Figure 9. SRAM Write Cycle 3: BHE, BLE Controlled<sup>[29, 30, 31]</sup>



#### Note

<sup>29.</sup> If  $\overline{\text{WE}}$  is LOW when  $\overline{\text{CE}}$  goes LOW, the outputs remain in the high-impedance state.

<sup>30.</sup> HSB must remain HIGH during Read and Write cycles.

<sup>31.</sup>  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be  $\geq$ V<sub>IH</sub> during address transitions.

<sup>32.</sup> In this datasheet,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. Intermediate voltage levels are not permitted on any of the chip enable pins.



# **AutoStore/Power-Up RECALL Characteristics**

Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>HRECALL</sub> [33]	Power-Up RECALL duration	_	30	ms
t <sub>STORE</sub> [34]	STORE cycle duration	-	8	ms
t <sub>DELAY</sub> [35, 36]	Time allowed to complete SRAM write cycle	-	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level	-	2.65	V
t <sub>VCCRISE</sub> [36]	V <sub>CC</sub> rise time	150	-	μs
V <sub>IODIS</sub> <sup>[37]</sup>	I/O disable voltage on V <sub>CCQ</sub>	-	1.5	V
V <sub>HDIS</sub> <sup>[36]</sup>	HSB output disable voltage	-	1.9	V
t <sub>LZHSB</sub> [36]	HSB to output active time	-	5	μS
t <sub>HHHD</sub> [36]	HSB HIGH active time	-	500	ns

 $<sup>33.\,</sup>t_{\mbox{\scriptsize HRECALL}}$  starts from the time  $\mbox{\scriptsize V}_{\mbox{\scriptsize CC}}$  rises above  $\mbox{\scriptsize V}_{\mbox{\scriptsize SWITCH}}.$ 


<sup>34.</sup> If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

<sup>35.</sup> On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.

<sup>36.</sup> These parameters are only guaranteed by design and are not tested.

<sup>37.</sup>  $\overline{\text{HSB}}$  is not defined below  $V_{\text{IODIS}}$  voltage.





Notes 38. Read and Write cycles are ignored during STORE, RECALL, and while  $V_{CC}$  is below  $V_{SWITCH}$ .

<sup>39.</sup> If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

<sup>40.</sup> During power-up and power-down,  $\overline{\text{HSB}}$  glitches when  $\overline{\text{HSB}}$  pin is pulled up through an external resistor.




# **Sleep Mode Characteristics**

Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>WAKE</sub>	Sleep mode exit time (ZZ HIGH to first access after wakeup)	_	30	ms
t <sub>SLEEP</sub>	Sleep mode enter time ( $\overline{ZZ}$ LOW to $\overline{CE}$ don't care)	_	8	ms
$t_{ZZL}$	ZZ active LOW time	50	_	ns
$t_{WEZZ}$	Last write to Sleep mode entry time	0	-	μS
t <sub>ZZH</sub>	ZZ active to DQ Hi-Z time	_	70	ns

Figure 11. Sleep Mode [41]



#### Note

<sup>41.</sup> Device initiates sleep routine and enters into Sleep mode after  $t_{\mbox{\scriptsize SLEEP}}$  duration.



### **Software Controlled STORE and RECALL Characteristics**

Over the Operating Range

Parameter [42, 43]	Description	30	ns	45	Unit	
Parameter (14, 14)	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	30	-	45	_	ns
t <sub>SA</sub>	Address setup time	0	_	0	_	ns
t <sub>CW</sub>	Clock pulse width	24	_	30	_	ns
t <sub>HA</sub>	Address hold time	0	_	0	_	ns
t <sub>RECALL</sub>	RECALL duration	-	600	_	600	μS
t <sub>SS</sub> <sup>[44, 45]</sup>	Soft sequence processing time	_	500	_	500	μS

<sup>42.</sup> The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.

<sup>43.</sup> The six consecutive addresses must be read in the order listed in Table 1 on page 7. WE must be HIGH during all six consecutive cycles.

<sup>44.</sup> This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.

<sup>45.</sup> Commands such as STORE and RECALL lock out I/O until the operation is complete which further increases this time. See the specific command.





Figure 12.  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled Software STORE and RECALL Cycle<sup>[46]</sup>

Figure 13. AutoStore Enable and Disable Cycle



<sup>46.</sup> The six consecutive addresses must be read in the order listed in Table 1 on page 7. WE must be HIGH during all six consecutive cycles.

<sup>47.</sup> In this datasheet,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. Intermediate voltage levels are not permitted on any of the chip enable pins.

<sup>48.</sup> DQ output data at the sixth read may be invalid because the output is disabled at t<sub>DELAY</sub> time.




### **Hardware STORE Characteristics**

Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	-	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	-	ns

Figure 14. Hardware STORE Cycle<sup>[49]</sup>

### Write Latch set



### Write Latch not set





Figure 15. Soft Sequence Processing<sup>[50, 51]</sup>



- 49. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 50. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.
- 51. Commands, such as STORE and RECALL, lock out I/O until the operation is complete which further increases this time. See the specific command.
- 52. In this datasheet,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. Intermediate voltage levels are not permitted on any of the chip enable pins.



# **Truth Table For SRAM Operations**

HSB should remain HIGH for SRAM Operations.

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs and Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby
Х	L	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby
L	Н	Х	Х	Н	Н	High-Z	Output disabled	Active
L	Н	Н	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	Н	Н	L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Read	Active
L	Н	Н	L	L	Н	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Read	Active
L	Н	Н	Н	Х	Х	High-Z	Output disabled	Active
L	Н	L	Х	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	Н	L	Х	Н	L	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Write	Active
L	Н	L	Х	L	Н	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Write	Active




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
30	CY14V116N-BZ30XI	51-85195	165-ball FBGA	Industrial
	CY14V116N-BZ30XIT			

All parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


### **Ordering Code Definitions**







## **Package Diagram**

Figure 16. 165-ball FBGA (15 mm × 17 mm × 1.40 mm) Package Outline, 51-85195







Document Number: 001-75791 Rev. \*J



# **Acronyms**

Table 2. Acronyms Used in this Document

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JESD	JEDEC Standards
nvSRAM	nonvolatile Static Random Access Memory
RoHS	Restriction of Hazardous Substances
RWI	Read and Write Inhibited

## **Document Conventions**

### **Units of Measure**

Table 3. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
Hz	hertz
Kbit	kilobit
kHz	kilohertz
kΩ	kiloohm
μΑ	microampere
mA	milliampere
μF	microfarad
Mbit	megabit
MHz	megahertz
μS	microsecond
ms	millisecond
ns	nanosecond
pF	picofarad
V	volt
Ω	ohm
W	watt



# **Document History Page**

	itle: CY14V116 lumber: 001-75		24K × 16) nvSRAM
Rev.	ECN No.	Submission Date	Description of Change
**	3516347	02/03/2011	New data sheet.
*A	3733467	09/14/2012	Updated Device Operation: Updated Sleep Mode: Added Figure 3. Updated Maximum Ratings: Removed "Ambient temperature with power applied" and its details. Added "Maximum junction temperature" and its details. Updated DC Electrical Characteristics: Added V <sub>VCAP</sub> parameter and its details. Added Note 9 and referred the same note in V <sub>VCAP</sub> parameter. Updated Capacitance: Changed maximum value of C <sub>IN</sub> and C <sub>OUT</sub> parameters from 7 pF to 11.5 pF. Added Sleep Mode Characteristics.
*B	3944873	03/26/2013	Removed CY14W116N, CY14W116S, CY14V116S part related information in all instances across the document. Removed " $V_{CC}$ = 2.375 V to 2.625 V" operating range related information in all instances across the document. Removed 25 ns speed bin related information in all instances across the document. Added 30 ns speed bin related information in all instances across the document. Removed × 32 Configuration related information in all instances across the document. Updated Features: Replaced " $I/O$ $V_{CCQ}$ = 1.65 V to $V_{CC}$ " with " $I/O$ $V_{CCQ}$ = 1.65 V to 1.95 V". Updated DC Electrical Characteristics: Updated details corresponding to $V_{IH}$ , $V_{IL}$ , $V_{OL}$ , $V_{OH}$ parameters. Updated Capacitance (Changed maximum value of $C_{IN}$ and $C_{OUT}$ parameters from 11.5 pF to 8 pF). Updated AC Test Loads and Waveforms: Updated Figure 4.
*C	4260504	01/24/2014	Updated Logic Block Diagram (for more clarity). Updated Device Operation: Updated AutoStore Operation (Power_Down): Updated AutoStore Operation (Removed "The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress."). Updated Sleep Mode: Updated Sleep Mode: Updated Figure 3 (for more clarity). Updated DC Electrical Characteristics: Splitted $I_{SB}$ parameter to two rows. Updated details in "Test Conditions" column corresponding to $I_{SB}$ parameter (Added " $t_{RC}$ = 30 ns" and " $t_{RC}$ = 45 ns"). Retained the existing values of $I_{SB}$ parameter for " $t_{RC}$ = 30 ns". Added values of $I_{SB}$ parameter for " $t_{RC}$ = 45 ns". Updated Note 8. Changed minimum value of $V_{CAP}$ parameter from 20 $\mu F$ to 19.8 $\mu F$ . Updated AC Switching Characteristics: Updated AC Switching Characteristics: Updated AutoStore/Power-Up RECALL Characteristics: Updated Figure 10 (for more clarity). Updated Sleep Mode Characteristics: Changed maximum value of $t_{ZZH}$ parameter from 20 ns to 70 ns. Updated Figure 11 (for more clarity). Completing Sunset Review.
*D	4417851	06/24/2014	Updated DC Electrical Characteristics: Added Note 7 and referred the same note in $I_{CC4}$ parameter. Updated maximum value of $V_{VCAP}$ parameter from 4.5 V to 5.0 V. Updated Capacitance: Updated maximum value of $C_{IN}$ and $C_{OUT}$ parameters from 8 pF to 10 pF. Added $C_{IQ}$ parameter and its details. Updated Thermal Resistance: Changed value of $\Theta_{JA}$ parameter from 22.0 °C/W to 15.6 °C/W corresponding to "165-ball FBGA package. Changed value of $\Theta_{JC}$ parameter from 15.28 °C/W to 2.9 °C/W corresponding to "165-ball FBGA package.

Document Number: 001-75791 Rev. \*J



# **Document History Page** (continued)

ev.	ECN No.	Submission Date	Description of Change
*E	4432183	07/07/2014	Updated DC Electrical Characteristics: Changed maximum value of $V_{CAP}$ parameter from 120.0 $\mu F$ to 82.0 $\mu F$ .
*F	4456803	07/31/2014	No technical updates.
*G	4571551	11/17/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*H	4616093	01/07/2015	Changed status from Preliminary to Final. Completing Sunset Review.
*I	6093693	03/09/2018	Updated Package Diagram: spec 51-85195 – Changed revision from *C to *D. Updated to new template.
*J	6681289	09/24/2019	Updated Sales page and Copyright information. Updated Ordering Information: Removed CY14V116N-BZ45XI part number. Added CY14V116N-BZ30XIT part number.



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Microcontrollers

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

cypress.com/mcu

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2011-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionally and safety of any application made of this information and any resulting product. "High-Risk Device "means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-75791 Rev. \*J Revised September 24, 2019 Page 29 of 29