

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



# CY14B101LA **CY14B101NA**

# 1-Mbit (128 K × 8/64 K × 16) nvSRAM

### Features


- 20 ns, 25 ns, and 45 ns access times
- Internally organized as 128 K × 8 (CY14B101LA) or 64 K × 16 (CY14B101NA)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM initiated by software or power-up
- Infinite read, write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3 V +20% to -10% operation
- Industrial temperature

- Packages
  - 32-pin small-outline integrated circuit (SOIC) □ 44-/54-pin thin small outline package (TSOP) Type II □ 48-pin shrink small-outline package (SSOP) □ 48-ball fine-pitch ball grid array (FBGA)
- Pb-free and restriction of hazardous substances (RoHS) compliant

## Functional Description

The Cypress CY14B101LA/CY14B101NA is a fast static RAM (SRAM), with a nonvolatile element in each memory cell. The memory is organized as 128 K bytes of 8 bits each or 64 K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

For a complete list of related resources, click here.



## Logic Block Diagram <sup>[1, 2, 3]</sup>

#### Notes

- Address  $A_0-A_{16}$  for × 8 configuration and Address  $A_0-A_{15}$  for × 16 configuration. <u>Data</u>  $DQ_0-DQ_7$  for × 8 configuration and Data  $DQ_0-DQ_{15}$  for × 16 configuration.
- 2.
- BHE and BLE are applicable for × 16 configuration only. 3.

**Cypress Semiconductor Corporation** Document Number: 001-42879 Rev. \*S

**198 Champion Court** 

San Jose, CA 95134-1709 408-943-2600 Revised April 24, 2020



## Contents


Pinouts	3
Pin Definitions	5
Device Operation	6
SRAM Read	6
SRAM Write	6
AutoStore Operation	6
Hardware STORE Operation	6
Hardware RECALL (Power-up)	7
Software STORE	
Software RECALL	7
Preventing AutoStore	8
Data Protection	8
Maximum Ratings	
Operating Range	9
DC Electrical Characteristics	
Data Retention and Endurance	
Capacitance	10
Thermal Resistance	10
AC Test Loads	
AC Test Conditions	
AC Switching Characteristics	
SRAM Read Cycle	
SRAM Write Cycle	12

Switching Waveforms	
AutoStore/Power-Up RECALL	
Switching Waveforms	
Software Controlled STORE/RECALL Cycle	
Switching Waveforms	
Hardware STORE Cycle	
Switching Waveforms	
Truth Table For SRAM Operations	18
Ordering Information	19
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	30
Worldwide Sales and Design Support	
Products	
PSoC <sup>®</sup> Solutions	
Cypress Developer Community	
Technical Support	30



### **Pinouts**


Figure 1. Pin Diagram – 44-pin TSOP II



- 4. Address expansion for 2-Mbit. NC pin not connected to die.
- 5. Address expansion for 4-Mbit. NC pin not connected to die.
- 6. Address expansion for 8-Mbit. NC pin not connected to die.
- 7. Address expansion for 16-Mbit. NC pin not connected to die.
- 8. HSB pin is not available in 44-pin TSOP II (× 16) package.



### Pinouts (continued)



#### Figure 3. 48-ball FBGA and 54-pin TSOP II pinout

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	O 54 - TSOP II (x16) Top View (not to scale)	54       HSB         53       NC[11]         52       NC[9]         51       NC[9]         50       A15         49       OE         48       BHE         47       BLE         46       DQ15         45       DQ14         44       DQ13         43       DQ12         42       Vss         41       Vcc         40       DQ11         39       DQ9         37       DQ8         36       VcAP         35       A14         34       A13         32       A11         31       A10         30       NC         28       NC
-------------------------------------------------------	----------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

- Address expansion for 2-Mbit. NC pin not connected to die.
   Address expansion for 4-Mbit. NC pin not connected to die.

- 11. Address expansion for 8-Mbit. NC pin not connected to die. 12. Address expansion for 16-Mbit. NC pin not connected to die.



## **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>16</sub>	Input	Address inputs. Used to select one of the 131,072 bytes of the nvSRAM for × 8 configuration.
A <sub>0</sub> -A <sub>15</sub>	input	Address inputs. Used to select one of the 65,536 words of the nvSRAM for × 16 configuration.
DQ <sub>0</sub> -DQ <sub>7</sub>	Input/Output	Bidirectional data I/O lines for × 8 configuration. Used as input or output lines depending on operation.
DQ <sub>0</sub> -DQ <sub>15</sub>	πρανοαιραι	Bidirectional Data I/O Lines for × 16 configuration. Used as input or output lines depending on operation.
WE	Input	Write Enable input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. I/O pins are tristated on deasserting OE HIGH.
BHE	Input	Byte High Enable, Active LOW. Controls DQ <sub>15</sub> –DQ <sub>8</sub> .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ7–DQ0.
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%
HSB <sup>[13]</sup>	Input/Output	Hardware STORE Busy (HSB). When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW, external to th <u>e chip</u> , it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No connect	No connect. This pin is not connected to the die.

Note\_\_\_\_\_ 13. HSB pin is not available in 44-pin TSOP II (× 16) package.



## **Device Operation**

The CY14B101LA/CY14B101NA nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B101LA/CY14B101NA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations. See the Truth Table For SRAM Operations on page 18 for a complete description of read and write modes.

### SRAM Read

<u>The CY14B101LA/CY14B101NA performs a read cycle when</u> CE and OE are LOW and WE and HSB are HIGH. The address specified on pins  $A_{0-16}$  or  $A_{0-15}$  determines which of the 131,072 data bytes or 65,536 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of t<sub>AA</sub> (read cycle 1). If the read is initiated by CE or OE, the outputs are valid at t<sub>ACE</sub> or at t<sub>DOE</sub>, whichever is later (read cycle 2). The data output repeatedly responds to address changes within the t<sub>AA</sub> access time without the need for transitions on any control input\_pins. <u>This</u> remains valid until another address change or until CE or OE is brought HIGH, or WE or HSB is brought LOW.

#### **SRAM Write**

A write cycle is performed when  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{HSB}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $DQ_{0-15}$  are written into the memory if the data is valid  $t_{SD}$  before the end of a WE-controlled write or before the end of a  $\overline{CE}$ -controlled write or before the end of a  $\overline{CE}$ -controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. Keep  $\overline{OE}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWF}$  after  $\overline{WE}$  goes LOW.

#### **AutoStore Operation**


The CY14B101LA/CY14B101NA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by HSB; Software STORE activated by an address sequence; AutoStore on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B101LA/CY14B101NA.

During a normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part automatically disconnects the V<sub>CAP</sub> pin from V<sub>CC</sub>. A STORE operation is initiated with power provided by the V<sub>CAP</sub> capacitor.

Note\_\_\_\_\_ 14. HSB pin is not available in 44-pin TSOP II (× 16) package. **Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 8. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the store. This corrupts the data stored in nvSRAM.

Figure 4 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. See the DC Electrical Characteristics on page 9 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. A pull-up should be placed on WE to hold it <u>inactive</u> during power-up. This pull-up is effective only if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.



#### Hardware STORE Operation

The CY14B101LA/CY14B101NA provides the  $\overline{\text{HSB}}^{[14]}$  pin to control and acknowledge the STORE operations. Use the HSB pin to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B101LA/CY14B101NA conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation HSB is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.



SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after  $\overline{\text{HSB}}$  goes LOW are in<u>hibited</u> until  $\overline{\text{HSB}}$  returns HIGH. In case the write latch is not set,  $\overline{\text{HSB}}$  is not driven LOW by the CY14B101LA/CY14B101NA. But any SRAM read and write cycles are inhibited until  $\overline{\text{HSB}}$  is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B101LA/CY14B101NA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

#### Hardware RECALL (Power-up)

During power-up or after any low power condition ( $V_{CC}$ <br/> $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on power up, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

#### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B101LA/CY14B101NA <u>Sof</u>tware STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place. To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with  $\overline{CE}$  controlled reads or  $\overline{OE}$  controlled reads, with  $\overline{WE}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

CE	WE	OE	BHE, BLE <sup>[15]</sup>	A <sub>15</sub> –A <sub>0</sub> <sup>[16]</sup>	Mode	I/O	Power
н	Х	Х	Х	Х	Not selected	Output high Z	Standby
L	Н	L	L	Х	Read SRAM	Output data	Active
L	L	Х	L	Х	Write SRAM	Input data	Active
L	н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data Output data Output data Output data Output data Output data	Active <sup>[17]</sup>

#### Table 1. Mode Selection

#### Notes

16. While there are 17 address lines on the CY14B101LA (16 address lines on the CY14B101NA), only the 13 address lines (A<sub>14</sub> - A<sub>2</sub>) are used to control software modes. Rest of the address lines are do not care.

17. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.

<sup>15.</sup> BHE and BLE are applicable for x16 configuration only.



#### Table 1. Mode Selection (continued)

CE	WE	OE	BHE, BLE <sup>[15]</sup>	A <sub>15</sub> –A <sub>0</sub> <sup>[16]</sup>	Mode	I/O	Power
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data Output data Output data Output data Output data Output data	Active <sup>[18]</sup>
L	н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output high Z	Active I <sub>CC2</sub> <sup>[18]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output high Z	Active <sup>[18]</sup>

#### Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

#### **Data Protection**

The CY14B101LA/CY14B101NA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14B101LA/CY14B101NA is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t<sub>LZHSB</sub> (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature
Maximum accumulated storage time: At 150 °C ambient temperature
Maximum junction temperature 150 °C
Supply voltage on $V_{CC}$ relative to $V_{SS}$ –0.5 V to 4.1 V
Voltage applied to outputs in High Z state
Input voltage–0.5 V to $V_{CC}$ + 0.5 V
Transient voltage (< 20 ns) on any pin to ground potential2.0 V to $V_{CC}$ + 2.0 V

Package power dissipation capability ( $T_A = 25 \ ^{\circ}C$ ) 1.0 W
Surface mount Pb soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015) > 2001 V
Latch up current > 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

## **DC Electrical Characteristics**

#### Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[19]</sup>	Max	Unit
V <sub>CC</sub>	Power supply voltage		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	$t_{RC} = 20 \text{ ns}$ $t_{RC} = 25 \text{ ns}$ $t_{RC} = 45 \text{ ns}$ Values obtained without output loads $(I_{OUT} = 0 \text{ mA})$	_	-	70 70 52	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>	-	-	10	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC(Typ)</sub> , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	35	-	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	-	-	5	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$\label{eq:central_constraint} \begin{split} \overline{CE} &\geq (V_{CC} - 0.2 \ V). \\ V_{IN} &\leq 0.2 \ V \ or \geq (V_{CC} - 0.2 \ V). \\ Standby \ current \ level \ after \ nonvolatile \ cycle \ is \ complete. \\ Inputs \ are \ static. \ f = 0 \ MHz \end{split}$	_	_	5	mA
I <sub>IX</sub> [20]	Input leakage current (except HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-1	_	+1	μA
	Input leakage current (for HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-100	-	+1	μA
I <sub>OZ</sub>	Off-state output leakage current	$\frac{V_{CC}}{CE} = Max, V_{SS} \le V_{OUT} \le V_{CC},$ $\frac{V_{CE}}{CE} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{BHE}/\overline{BLE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$	-1	-	+1	μA
V <sub>IH</sub>	Input HIGH voltage		2.0	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage		$V_{\rm SS}-0.5$	-	0.8	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = –2 mA	2.4	-	_	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 4 mA	-	_	0.4	V

#### Notes

19. Typi<u>cal values</u> are at 25 °C,  $V_{CC} = V_{CC(Typ)}$ . Not 100% tested. 20. The HSB pin has  $I_{OUT} = -2 \mu A$  for  $V_{OH}$  of 2.4 V when both active high and low drivers are disabled. When they are enabled standard  $V_{OH}$  and  $V_{OL}$  are valid. This parameter is characterized but not tested.



### DC Electrical Characteristics (continued)

#### Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[19]</sup>	Max	Unit
<b>U</b> /		Between $V_{CAP}$ pin and $V_{SS}$	61	68	180	μF
	Maximum voltage driven on $V_{\mbox{CAP}}$ pin by the device	V <sub>CC</sub> = Max	-	-	V <sub>CC</sub>	V

## **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000	K

### Capacitance

Parameter <sup>[23]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except BHE, BLE and HSB)	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(Typ)}$	7	pF
	Input capacitance (for BHE, BLE and HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

### **Thermal Resistance**

Parameter <sup>[23]</sup>	Description	Test Conditions	54-pin TSOP II	48-pin SSOP	48-ball FBGA	44-pin TSOP II	32-pin SOIC	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and		37.47	48.19	41.74	41.55	°C/W
$\Theta_{JC}$		procedures for measuring thermal impedance, in accordance with EIA/JESD51.	10.15	24.71	6.5	11.90	24.43	°C/W

Notes

23. These parameters are guaranteed by design and are not tested.


<sup>21.</sup> Min  $V_{CAP}$  value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max  $V_{CAP}$  value guarantees that the capacitor on  $V_{CAP}$  is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. See application note AN43593 for more details on  $V_{CAP}$  options.

<sup>22.</sup> Maximum voltage on  $V_{CAP}$  pin ( $V_{VCAP}$ ) is provided for guidance when choosing the  $V_{CAP}$  capacitor. The voltage rating of the  $V_{CAP}$  capacitor across the operating temperature range should be higher than the  $V_{VCAP}$  voltage.



## AC Test Loads

Figure 5. AC Test Loads



## AC Test Conditions

Input pulse levels0 V to 3	3 V
Input rise and fall times (10%–90%) $\leq$ 3	ns
Input and output timing reference levels	5 V





## **AC Switching Characteristics**

#### Over the Operating Range

Param	eters [24]		20	ns	25	ns	ns 45 ns		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Мах	Min	Max	Unit
SRAM Read C	ycle								
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	_	20	—	25	—	45	ns
t <sub>RC</sub> <sup>[25]</sup>	t <sub>RC</sub>	Read cycle time	20	-	25	-	45		ns
t <sub>AA</sub> [26]	t <sub>AA</sub>	Address access time	-	20	-	25	-	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	10	-	12	-	20	ns
t <sub>OHA</sub> [26]	t <sub>OH</sub>	Output hold after address change	3	-	3	-	3	-	ns
$t_{1,7CE}$	t <sub>LZ</sub>	Chip enable to output active	3	-	3	-	3	-	ns
tuzce <sup>[27, 28]</sup>	t <sub>HZ</sub>	Chip disable to output inactive	_	8	-	10	-	15	ns
$t_{170F}^{[27, 28]}$	t <sub>OLZ</sub>	Output enable to output active	0	-	0	-	0	-	ns
$t_{\rm UZOF}[27, 28]$	t <sub>OHZ</sub>	Output disable to output inactive	-	8	-	10	-	15	ns
t <sub>PU</sub> <sup>[27]</sup>	t <sub>PA</sub>	Chip enable to power active	0	-	0	-	0	-	ns
t <sub>PD</sub> <sup>[27]</sup>	t <sub>PS</sub>	Chip disable to power standby	-	20	-	25	-	45	ns
t <sub>DBE[</sub> [27]	_	Byte enable to data valid	-	10	_	12	_	20	ns
t <sub>LZBE</sub> <sup>[27]</sup>	-	Byte enable to output active	0	-	0	-	0		ns
t <sub>HZBE</sub> <sup>[27]</sup>	-	Byte disable to output inactive	-	8	_	10	_	15	ns
SRAM Write C	ycle	·	-						
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	20	-	25	-	45	-	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	15	_	20	-	30	-	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	15	-	20	-	30	-	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	8	-	10	-	15	-	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	_	0	-	0	-	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	15	-	20	- 1	30	_	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	0	-	0	-	ns
tura	two	Address hold after end of write	0	-	0	- 1	0	_	ns
tuzwe <sup>[27, 28, 29]</sup>	t <sub>WZ</sub>	Write enable to output disable	-	8	-	10	-	15	ns
t <sub>LZWE</sub> <sup>[27, 28]</sup>	t <sub>ow</sub>	Output active after end of write	3	-	3	-	3	-	ns
t <sub>BW</sub>	-	Byte enable to end of write	15	-	20	-	30	-	ns

### **Switching Waveforms**







- Notes
  24. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified lou/loH and load capacitance shown in Figure 5 on page 11.
  25. WE must be HIGH during SRAM read cycles.
  26. Device is continuously selected with CE, OE, and BHE/BLE LOW.
  27. These parameters are guaranteed by design and are not tested.
  28. Measured ±200 mV from steady state output voltage.
  29. If WE is low when CE goes low, the outputs remain in the high impedance state.
  30. HSB must remain HIGH during Read and Write cycles.




## Switching Waveforms (continued)



# Figure 7. SRAM Read Cycle #2 ( $\overline{CE}$ and $\overline{OE}$ Controlled) <sup>[31, 32, 33]</sup>





- BHE and BLE are applicable for × 16 configuration only.
   WE must be HIGH during SRAM read cycles.
   HSB must remain HIGH during Read and Write cycles.

- 34. CE or WE must be ≥ V<sub>H</sub> during address transitions.
   35. If WE is low when CE goes low, the outputs remain in the high impedance state.



### Switching Waveforms (continued)





Figure 9. SRAM Write Cycle #2 (CE Controlled) <sup>[36, 37, 38, 39]</sup>





- Notes
  36. BHE and BLE are applicable for × 16 configuration only.
  37. If WE is low when CE goes low, the outputs remain in the high-impedance state.
  38. HSB must remain HIGH during Read and Write cycles.
  39. CE or WE must be ≥ V<sub>IH</sub> during address transitions.




## AutoStore/Power-Up RECALL

#### Over the Operating Range

Parameter	Description	20	ns	25	ns	45	ns	Unit
Farameter	Description	Min	Max	Min	Max	Min	Мах	Unit
t <sub>HRECALL</sub> <sup>[40]</sup>	Power-Up RECALL duration	_	20	-	20	_	20	ms
t <sub>STORE</sub> <sup>[41]</sup>	STORE cycle duration	Ι	8	-	8	Ι	8	ms
t <sub>DELAY</sub> <sup>[42]</sup>	Time allowed to complete SRAM write cycle	-	20	_	25	-	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level	_	2.65	_	2.65	-	2.65	V
t <sub>VCCRISE</sub> <sup>[43]</sup>	V <sub>CC</sub> rise time	150	-	150	-	150	-	μs
V <sub>HDIS</sub> <sup>[43]</sup>	HSB output disable voltage	_	1.9	-	1.9	_	1.9	V
t <sub>LZHSB</sub> [43]	HSB to output active time	-	5	-	5	-	5	μs
t <sub>HHHD</sub> <sup>[43]</sup>	HSB High active time	_	500	_	500	_	500	ns

## **Switching Waveforms**



### Figure 11. AutoStore or Power-Up RECALL [44]

- 40. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises higher than V<sub>SWITCH</sub>.
   41. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 42. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.

- 42. These parameters are guaranteed by design and are not tested. 44. Read and Write cycles are ignored <u>during STORE, RECALL</u>, and while  $V_{CC}$  is lower than  $V_{SWITCH}$ . 45. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.




## Software Controlled STORE/RECALL Cycle


### Over the Operating Range

Parameter <sup>[46, 47]</sup>	Description	20	ns	25	ns	45	ns	Unit
Farameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	20	-	25	-	45	_	ns
t <sub>SA</sub>	Address setup time	0	-	0	-	0	-	ns
t <sub>CW</sub>	Clock pulse width	15	_	20	_	30	-	ns
t <sub>HA</sub>	Address hold time	0	_	0	_	0	-	ns
t <sub>RECALL</sub>	RECALL duration	_	200	-	200	_	200	μs

## **Switching Waveforms**



### Figure 13. AutoStore Enable/Disable Cycle [47]



#### Notes

46. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled reads.

47. The six consecutive addresses must be read in the order listed in Table 1 on page 7. WE must be HIGH during all six consecutive cycles.

48. DQ output data at the sixth read may be invalid because the output is disabled at  $t_{\text{DELAY}}$  time.




## Hardware STORE Cycle


### Over the Operating Range


Parameter	Description	20	ns	25	ns	45	ns	Unit ns ns
Farameter	Description	Min	Max	Min	Мах	Min	Max	Onit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	-	20	_	25	-	25	ns
THOD	Hardware STORE pulse width	15	-	15	_	15	-	ns
t <sub>SS</sub> <sup>[49, 50]</sup>	Soft sequence processing time	_	100	-	100	-	100	μs

## **Switching Waveforms**









#### Notes

49. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command. 50. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command. 51. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.



## **Truth Table For SRAM Operations**

HSB must remain HIGH for SRAM operations

#### Table 2. Truth Table for × 8 Configuration

CE	WE	OE	Inputs/Outputs <sup>[52]</sup>	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby
L	Н	L	Data Out (DQ <sub>0</sub> –DQ <sub>7</sub> );	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> );	Write	Active

#### Table 3. Truth Table for × 16 Configuration

CE	WE	OE	BHE <sup>[53]</sup>	<b>BLE</b> <sup>[53]</sup>	Inputs/Outputs <sup>[52]</sup>	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby
L	Х	Х	Н	Н	High Z	Output disabled	Active
L	Н	L	L	L	Data Out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	Н	L	Н	L	Data Out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Read	Active
L	Н	L	L	Н	Data Out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Read	Active
L	Н	Н	L	L	High Z	Output disabled	Active
L	Н	Н	Н	L	High Z	Output disabled	Active
L	Н	Н	L	Н	High Z	Output disabled	Active
L	L	Х	L	L	Data In (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	х	Н	L	Data In (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Write	Active
L	L	х	L	Н	Data In (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Write	Active

Notes 52. Data  $DQ_0$ - $DQ_7$  for × 8 configuration and Data  $DQ_0$ - $DQ_{15}$  for × 16 configuration. 53. BHE and BLE are applicable for × 16 configuration only.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
20	CY14B101LA-ZS20XIT	51-85087	44-pin TSOP II	Industrial
	CY14B101LA-ZS20XI	51-85087	44-pin TSOP II	
25	CY14B101LA-SZ25XIT	51-85127	32-pin SOIC	Industrial
	CY14B101LA-SZ25XI	51-85127	32-pin SOIC	
	CY14B101LA-ZS25XIT	51-85087	44-pin TSOP II	
	CY14B101LA-ZS25XI	51-85087	44-pin TSOP II	
	CY14B101LA-SP25XIT	51-85061	48-pin SSOP	
	CY14B101LA-SP25XI	51-85061	48-pin SSOP	
	CY14B101LA-BA25XIT	51-85128	48-ball FBGA	
	CY14B101LA-BA25XI	51-85128	48-ball FBGA	
	CY14B101NA-ZS25XIT	51-85087	44-pin TSOP II	
	CY14B101NA-ZS25XI	51-85087	44-pin TSOP II	
45	CY14B101LA-SZ45XIT	51-85127	32-pin SOIC	Industrial
	CY14B101LA-SZ45XI	51-85127	32-pin SOIC	
	CY14B101LA-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B101LA-ZS45XI	51-85087	44-pin TSOP II	
	CY14B101LA-SP45XIT	51-85061	48-pin SSOP	
	CY14B101LA-SP45XI	51-85061	48-pin SSOP	
	CY14B101LA-BA45XIT	51-85128	48-ball FBGA	
	CY14B101LA-BA45XI	51-85128	48-ball FBGA	
	CY14B101NA-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B101NA-ZS45XI	51-85087	44-pin TSOP II	

All the above parts are Pb-free.




### **Ordering Code Definitions**






### **Package Diagrams**

Figure 16. 32-pin SOIC (300 Mil) Package Outline, 51-85127








### Figure 17. 44-pin TSOP II Package Outline, 51-85087







51-85061 \*F







Figure 19. 48-ball FBGA (6 × 10 × 1.2 mm) Package Outline, 51-85128



SYMBOL		DIMENSIONS					
STMBUL	MIN.	NOM.	MAX.				
Α	-	1.20					
A1	0.16	-	-				
D		6.00 BSC					
Е		10.00 BSC					
D1		3.75 BSC					
E1		5.25 BSC					
MD		6					
ME		8					
N		48					
øb	0.25	0.30	0.35				
еE		0.75 BSC					
eD	0.75 BSC						
SD	0.375 BSC						
SE		0.375 BSC					

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- 6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- $\swarrow$  "Sd" and "Se" are measured with respect to datums a and b and define the POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 8

<u>/9</u>. A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

51-85128 \*I






Figure 20. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Package Outline, 51-85160



## Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
FBGA	fine-pitch ball grid array
HSB	hardware store busy
I/O	input/output
nvSRAM	non-volatile static random access memory
OE	output enable
RoHS	restriction of hazardous substances
RWI	read and write inhibited
SOIC	small outline integrated circuit
SRAM	static random access memory
SSOP	shrink small outline package
TSOP	thin small outline package
WE	write enable

## **Document Conventions**

### Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
Hz	hertz		
kHz	kilohertz		
kΩ	kilohm		
MHz	megahertz		
μΑ	microampere		
μF	microfarad		
μs	microsecond		
mA	milliampere		
ms	millisecond		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

### Document Title: CY14B101LA/CY14B101NA, 1-Mbit (128 K × 8/64 K × 16) nvSRAM Document Number: 001-42879

Rev.	ECN No.	Submission Date	Description of Change
**	2050747	01/31/08	New data sheet.
*A	2607447	11/14/08	Removed 15 ns access speed         Updated Opic block diagram         Added footnote 1 2, 3 and 7         Pin definition: Updated WE, HSB and NC pin description         Page 4: Updated SRAM READ, SRAM WRITE, AutoStore operation description         Updated Figure 4         Page 4: Updated SRAM READ, SRAM write, AutoStore operation description         Updated Figure 4         Page 4: Updated Software store operation and Hardware RECALL (Powerup) description         Footnote 1 and 11 referenced for Mode selection Table         Added footnote 9         Maximum Ratings:Added Max. Accumulated storage time         Changed Icc3 from 15 mA to 35 mA         Changed Icc3 from 6 mA to 5 mA         Changed Icc3 from 6 mA to 5 mA         Changed Icc4 from 6 mA to 5 mA         Changed Icc3 from 15 mA to 35 mA         Changed Icc4, from 6 mA to 5 mA         Changed Icc4, from 6 mA to 5 mA         Changed Icc4, from 6 mA to 5 mA         Changed VcAP voltage min value from 68 μF to 61 μF         Added VpAP voltage min value from 68 μF to 61 μF         Added tortonte 12 and 13         Added tortonte 13         Updated Footnote 14 to toHA parameter         Updated Footnote 17 to toHA parameter         Updated Iopic1, thurp, and tizHsB parameters         Updated footnote 20         Adde
*В	2654484	02/05/09	Changed status from Advance information to Preliminary. Referenced Note 15 to parameters t <sub>LZCE</sub> , t <sub>HZCE</sub> , t <sub>LZOE</sub> , t <sub>HZOE</sub> , t <sub>LZWE</sub> and t <sub>HZWE</sub> Updated Figure 12



## Document History Page (continued)

## Document Title: CY14B101LA/CY14B101NA, 1-Mbit (128 K × 8/64 K × 16) nvSRAM

Rev.	ECN No.	Submission	Description of Change
-		Date	
*C	2733909	07/09/09	Removed 48-ball FBGA package and added 54-pin TSOP II Package Corrected typo error in pin diagram of 48-pin SSOP
			Page 4; Added note to AutoStore Operation description
			Page 4; Updated Hardware STORE (HSB) Operation description
			Page 5; Updated Software STORE Operation description
			Added best practices
			Updated V <sub>HDIS</sub> parameter description Updated t <sub>DELAY</sub> parameter description
			Updated footnote 24 and added footnote 29
*D	2757348	08/28/09	Changed status from Preliminary to Final.
			Removed commercial temperature related specs Updated thermal resistance values for all the packages
*E	2793420	10/27/09	Updated 48-pin SSOP package diagram
*F	2839453	01/06/10	Changed STORE cycles to QuantumTrap from 200 K to 1 Million
			Added Contents
*G	2894534	03/17/10	Removed inactive parts from Ordering Information table.
			Updated links in Sales, Solutions, and Legal Information. Updated Package Diagrams.
*H	2922854	04/26/10	Pin Definitions: Added more clarity on HSB pin operation
	2922034	04/20/10	Hardware STORE Operation: Added more clarity on HSB pin operation
			Table 1: Added more clarity on BHE/BLE pin operation
			Updated HSB pin operation in Figure 11
			Updated footnote 45 Updated package diagram 51-85087
*	2958648	06/22/10	Added 48-Ball FBGA package related information
·	2000010	00/22/10	Updated package diagram 51-85128
			Updated template and added Acronym table
*J	3074645	10/29/10	48 FBGA package: 16 Mb address expansion is not supported
			Removed inactive parts from Ordering Information table. CY14B101NA-ZS20XIT, CY14B101NA-ZS20XI
			Added Document Conventions table
*K	3134300	01/11/2011	Updated style format
			Updated input capacitance for BHE and B <u>LE pin</u>
			Updated input and output capacitance for HSB pin Fixed typo in Figure 11
*L	3313245	07/14/2011	Updated DC Electrical Characteristics (Added Note 21 and referred the same note in V <sub>CAP</sub>
			parameter).
			Updated Thermal Resistance ( $\Theta_{JA}$ and $\Theta_{JC}$ values for 48-ball FBGA package). Updated AC Switching Characteristics (Added Note 24 and referred the same note in
			Parameters).
			Updated Package Diagrams.
*М	3457594	12/07/2011	Updated Package Diagrams.
*N	3542240	03/06/2012	Footnote 48 made visible. Modified Figure 13.
*0	3659138	08/14/2012	Updated Maximum Ratings (Changed "Ambient temperature with power applied" to
			"Maximum junction temperature"). Updated DC Electrical Characteristics (Added V <sub>VCAP</sub> parameter and its details, added Note
			22 and referred the same note in $V_{VCAP}$ parameter, also referred Note 23 in $V_{VCAP}$ parameter, also referred Note 23 in $V_{VCAP}$ parameter.
			eter).
			Updated Package Diagrams (spec 51-85160 (Changed revision from *C to *D)).
*P	3769328	10/08/2012	Updated Ordering Information (Added CY14B101LA-BA25XI and CY14B101LA-BA25XIT).
			Updated Package Diagrams (spec 51-85087 (Changed revision from *D to *E), spec 51-85061 (Changed revision from *E to *F)).



## Document History Page (continued)

## Document Title: CY14B101LA/CY14B101NA, 1-Mbit (128 K × 8/64 K × 16) nvSRAM

Document Number: 001-42879					
Rev.	ECN No.	Submission Date	Description of Change		
*Q	4567905	11/12/2014	Added related documentation hyperlink in page 1. Updated Package Diagrams spec 51-85160 (Changed revision from *D to *E),		
*R	5716066	05/09/2015	Updated Package Diagrams. Updated Cypress Logo and Copyright.		
*S	6867685	04/24/2020	Updated spec 51-85128 *G to *I in Package Diagrams.		



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, under those distribute, and import the Software solely for use with Cypress hardware product, and the Software provided by Cypress, and distributers, and inport the Software solely for use with Cypress hardware provided by Cypress, hardware product, and provided by Cypress hardware product. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OK SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collective), "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In event the product described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, means any device or system whose failure, could cause perso

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.