

PSoC Analog Coprocessor Switched Capacitor Filter

About this document

Scope and purpose

This example demonstrates the use of the Switched Capacitor Filter Component in band-pass and low-pass configurations in PSoC® Analog Coprocessor. Three projects show how the Component filters the square wave edges, isolates single frequencies from superimposed signals, and acts as a mixer.

Requirements

Tool: [PSoC Creator™](#) 4.2

Programming Language: C (Arm® GCC 5.4-2016-q2-update)

Associated Parts: [PSoC Analog Coprocessor](#)

Related Hardware: [CY8CKIT-048 PSoC Analog Coprocessor Pioneer Kit](#)

Table of contents

About this document.....	1
Table of contents.....	1
1 Overview.....	2
2 Hardware Setup.....	3
3 Operation.....	4
4 Design and Implementation	5
4.1 Low_Pass_Square_Wave	5
4.2 Band_Pass_Isolation.....	6
4.3 FSK_Mixer	7
4.4 Components and Settings	8
4.4.1 Low_Pass_Square_Wave Non-Default Settings	10
4.4.2 Band_Pass_Isolation Non-Default Settings	11
4.4.3 FSK_Mixer Non-Default Settings	14
5 Reusing This Example	18
Related documents.....	19
Revision history.....	20

Overview

1 Overview

This example contains three projects that demonstrate use cases for the Switched Capacitor Filter Component. The **Low_Pass_Square_Wave** example uses the Component as a low-pass filter to remove the high-frequency components of a square wave. The **Band_Pass_Isolation** example demonstrates the Component as a band-pass filter to select a single frequency from two superimposed signals. The **FSK_Mixer** example uses the Component as a mixer and band-pass filter to shift a frequency shift keyed (FSK) signal to a lower frequency range and isolate the output frequencies.

Hardware Setup

2 Hardware Setup

This example requires the use of an oscilloscope with two or more channels.

For the **Low_Pass_Square_Wave** and **Band_Pass_Isolation** projects:

1. Connect P0[4] (PWM output) to P0[5] (filter input).
2. Connect one oscilloscope channel to P1[2] (filter output).
3. Connect a second oscilloscope channel to P0[5].

For the **FSK_Mixer** project:

1. Connect P0[4] (PWM output) to P1[3] (filter input).
2. Connect one oscilloscope channel to P1[2] (filter output).
3. Connect another oscilloscope channel to P0[5] (UART output).

Operation

3 Operation

The same instructions apply to all examples.

1. Ensure that the device has been configured according to [Hardware Setup](#).
2. Connect the CY8CKIT-048 Kit to a USB port on your PC.
3. Select one of the three projects to program into the device. Right-click the project in the Workplace Explorer and select **Set As Active Project**.
4. Build and program the project into the CY8CKIT-048 Kit. For more information on building a project or programming a device, see *PSoC Creator Help*.
5. Observe the output signals on the oscilloscope.

Design and Implementation

4 Design and Implementation

This example has three projects. The design and implementation for each project is listed under the heading corresponding to the project.

4.1 Low_Pass_Square_Wave

The Low_Pass_Square_Wave design shown in [Figure 1](#) has a Timer Counter Pulse Width Modulator (TCPWM) Component configured as a Pulse Width Modulator (PWM). This component generates a 50% duty cycle square wave with a frequency of 10 kHz as the input signal to the filter Component. The Switched-Cap Filter Component is configured as a low-pass filter with a corner frequency at 10 kHz. A programmable voltage reference (PVref) Component provides the DC bias for the filter at half of the supply voltage. This enables full symmetrical swing of the filtered signal, Vout.




Figure 1 Low_Pass_Square_Wave Example Schematic

Although the input signal is a square wave at 10 kHz, the output frequency appears as a nearly sinusoidal signal at 10 kHz. The filter Component removes the high-frequency edges of the square wave, resulting in a rounder signal on the output. The output wave form still contains harmonic distortion from the slow roll-off of the low-pass filter.

A high-Q band-pass filter centered at 10 kHz can reject frequencies outside of the 10-kHz fundamental signal. When a 10-kHz square wave is passed through such a filter, the resulting waveform is largely harmonic-free. To demonstrate this, this project can be reconfigured such that the filter Component is configured as a band-pass filter with a bandwidth of 1 kHz and a center frequency at 10 kHz.

Design and Implementation




Figure 2 Square Wave Low-pass Filter Input (Blue) and Output (Yellow)

4.2 Band_Pass_Isolation

Figure 3 shows the Band_Pass_Isolation design and **Figure 4** shows the output. This example superimposes two signals with different frequencies and uses the Switched-Cap Filter Component to isolate the lower of the two frequencies. PWM_1 generates a 10-kHz square wave and PWM_2 generates a 167-kHz square wave. These two signals are XORed in the Smart I/O Component. The output of the Smart I/O Component is a signal that contains both 10 kHz and 167 kHz. The Switched-Cap Filter Component is configured as a band-pass filter centered at 10 kHz with a bandwidth of 1 kHz. The output signal appears as a sinusoidal signal at 10 kHz.




Figure 3 The Band_Pass_Isolation Example Schematic

Design and Implementation




Figure 4 Band_Pass_Isolation Input (Blue) and Output (Yellow)

4.3 FSK_Mixer

The FSK_Mixer design shown in **Figure 5** generates an FSK signal that switches between two frequencies based on a UART transmission.




Figure 5 FSK_Mixer Example Schematic

PWM_1 and PWM_2 provide 40-kHz and 42.1-kHz signals respectively. The Smart I/O Component is configured to act as a multiplexer with the UART transmission as the select. The filter Component is configured as a band-pass filter with a center frequency at 3 kHz and a bandwidth of 2.1 kHz. The Pol/Mod bit is toggled with a 38-kHz signal from PWM_3, which mixes with the FSK signal. This mixing generates the sum and difference frequencies of the FSK and the mod bit toggle frequency.

$$Sum = f_{fsk} + f_{mod} = (40 \text{ or } 42.1 \text{ kHz}) + 38 \text{ kHz} = 78 \text{ or } 80.1 \text{ kHz} \quad \text{Equation 1}$$

Design and Implementation

$$\text{Difference} = f_{fsk} - f_{mod} = (40 \text{ or } 42.1\text{kHz}) - 38 \text{ kHz} = 2 \text{ or } 4.1 \text{ kHz}$$

By centering the band-pass filter half-way between the difference frequencies, the sum frequencies from the output signal are removed. By ensuring that the bandwidth of the filter is wide enough, both the 2-kHz and 4.1-kHz signals are preserved. **Figure 6** shows the signals as they travel through each stage in the system. **Figure 7** shows the output signal.




Figure 6 Block Diagram Showing the Signal Flow in the FSK_Mixer Project




Figure 7 FSK_Mixer Input (Blue) and Output (Yellow)

4.4 Components and Settings

Table 1 lists all PSoC Creator Components used in the three examples.

Table 1 PSoC Creator Components

Component	Instance Name	Purpose	Non-Default Settings
Clock	Clock	Drive TCPWM	Frequency: 1 MHz (Low_Pass_Square_Wave and Band_Pass_Isolation examples)
PWM (TCPWM mode)	PWM, PWM_1, PWM_2, PWM_3	Provides signal to be filtered	See Figure 8 for Low_Pass_Square_Wave settings See Figure 9 for Band_Pass_Isolation settings See Figure 13 for FSK_Mixer settings
PVref	PVref_1	Provides an analog reference for the filter	Reference source > V _{DDA} (V): 3.30 Voltage Reference (V): 1.65 (tap 8)
Switched-Cap Filter	Filter_1	Filters analog signals	See Figure 8 for Low_Pass_Square_Wave settings

Design and Implementation

Component	Instance Name	Purpose	Non-Default Settings
			See Figure 12 for Band_Pass_Isolation settings See Figure 14 for FSK_Mixer settings
SmartIO	SmartIO_1	Performs logical operations on PWM signals	See Figure 10 and Figure 11 for Band_Pass_Isolation settings See Figure 15 and Figure 16 for FSK_Mixer settings
UART (SCB mode)	UART_1	Provides multiplexing select data in FSK_Mixer example	UART Basic > Direction: TX only UART Basic > Baud rate (bps) > 300 UART Pins > Show UART terminals

For information on the hardware resources used by a Component, see the Component datasheet.

Non-default settings for each Component are highlighted in red in [Figure 8](#) to [Figure 16](#).

Design and Implementation

4.4.1 Low_Pass_Square_Wave Non-Default Settings




Figure 8 PWM and Switched-Cap Filter Settings

Design and Implementation

4.4.2 Band_Pass_Isolation Non-Default Settings




Figure 9 PWM Settings

Design and Implementation




Figure 10 Smart I/O Routing Matrix Configuration




Figure 11 Smart I/O Look Up Table (LUT) Settings

Design and Implementation




Figure 12 Band_Pass_Isolation Filter Component Settings

Design and Implementation

4.4.3 FSK_Mixer Non-Default Settings

Configure 'PWM_1'

Name: PWM_1

Configuration PWM Built-in

Prescaler: 1x

PWM align: Left align

PWM mode: PWM

Dead time cycle: 0

Stop signal event: Don't stop on kill

Kill signal event: Asynchronous

Output line signal: Direct output

Output line_n signal: Direct output

Interrupt

☒ On terminal count

☐ On compare/capture count

Input	Present	Mode
reload	<input type="checkbox"/>	Rising edge
start	<input type="checkbox"/>	Rising edge
stop	<input type="checkbox"/>	Rising edge
switch	<input type="checkbox"/>	Rising edge
count	<input type="checkbox"/>	Level

	Register	Swap	RegisterBuf
Period	299	<input type="checkbox"/>	65535
Compare	149	<input type="checkbox"/>	65535

PWM, left aligned

Datasheet OK Apply Cancel

Configure 'PWM_3'

Name: PWM_3

Configuration PWM Built-in

Prescaler: 1x

PWM align: Left align

PWM mode: PWM

Dead time cycle: 0

Stop signal event: Don't stop on kill

Kill signal event: Asynchronous

Output line signal: Direct output

Output line_n signal: Direct output

Interrupt

☒ On terminal count

☐ On compare/capture count

Input	Present	Mode
reload	<input type="checkbox"/>	Rising edge
start	<input type="checkbox"/>	Rising edge
stop	<input type="checkbox"/>	Rising edge
switch	<input type="checkbox"/>	Rising edge
count	<input type="checkbox"/>	Level

	Register	Swap	RegisterBuf
Period	285	<input type="checkbox"/>	65535
Compare	142	<input type="checkbox"/>	65535

PWM, left aligned

Datasheet OK Apply Cancel

Design and Implementation




Figure 13 FSK_Mixer PWM Settings




Figure 14 Switched-Cap Filter Settings

Design and Implementation





Figure 15 FSK_Mixer Smart I/O Routing Matrix



Design and Implementation




Figure 16 FSK_Mixer LUT Settings

Reusing This Example

5 Reusing This Example

This example is designed for the CY8CKIT-048 Pioneer Kit. The designs require a PSoC Analog Coprocessor device to work. Each project in this example uses a hardware focused approach. This leaves the CPU free to perform any task that you need to implement.

Related documents

Related documents

Application notes

- [1] [AN211293](#) – Getting Started with PSoC Analog Coprocessor: Describes PSoC Analog Coprocessor and shows how to create a simple design in PSoC Creator

PSoC Creator Component datasheets

- [2] [Serial Communication Block \(SCB\)](#): Supports UART, SPI, and I²C communication
- [3] [Timer Counter Pulse Width Modulator \(TCPWM\)](#): Supports PWM generation
- [4] [Smart I/O](#): Supports programming logic on GPIO signals pins
- [5] [Clock](#): Supports local clock creation and connection to system clocks
- [6] [Pvref](#): Provides local voltage reference
- [7] [Switched-Cap Filter](#): Supports analog signal filtering

Device documentation

- [8] [PSoC Analog Coprocessor: CY8C4AXX Family Datasheet](#)
- [9] [PSoC Analog Coprocessor Architecture Technical Reference Manual \(TRM\)](#)

Development kit (DVK) documentation

- [10] [CY8CKIT-048 PSoC Analog Coprocessor Pioneer Kit](#)

Revision history

Revision history

Document version	Date of release	Description of changes
**	2018-11-26	New Code Example
*A	2021-04-21	Fixed Invalid Hyperlinks

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-04-21

Published by

Infineon Technologies AG

81726 München, Germany

© 2021 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Go to www.cypress.com/support

Document reference

002-23818 Rev. *A

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.