

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

Objective

This example demonstrates how to use the inter processor communication (IPC) driver to implement a semaphore in PSoC® 6 MCU. The semaphore is used as a lock to control access to a resource shared by the CPUs.

Requirements

Tool: PSoC Creator™ 4.2; Peripheral Driver Library (PDL) 3.1.0

Programming Language: C (Arm® GCC 5.4.1 and Arm MDK 5.22)

Associated Parts: All PSoC 6 MCU parts with dual CPUs

Related Hardware: CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit and CY8CKIT-062-WiFi-BT PSoC 6 WiFi-BT Pioneer Kit

Overview

In this example, both CPUs in PSoC 6 MCU share the UART hardware block to send messages to the computer. An IPC semaphore controls the access to the UART to avoid situations where both CPUs attempt to send messages at the same time. The example also provides an option to disable the semaphore to observe how it affects the system. The red LED on the kit indicates whether the semaphore is being used.

Hardware Setup

This example uses the kit's default configuration. Refer to the kit guide to ensure the kit is configured correctly.


Software Setup

If necessary, install a terminal emulator like Tera Term or PuTTY on your personal computer. The example uses the terminal window to display messages.

Operation

1. Plug the CY8CKIT-062 kit board into your computer's USB port.
2. Build the project and program it into the PSoC 6 MCU device. Choose **Debug > Program**. For more information on device programming, see PSoC Creator Help. Flash for both CPUs is programmed in a single program operation.
3. Open a serial port communication program such as Tera Term and select the corresponding COM port. Configure the terminal with 115200 baud rate, 8 data bits, 1 stop bits, and with parity and flow control set to none.
4. Press the SW2 switch on the kit. The terminal prints messages from both cores without any conflicts, as shown in Figure 1. Messages are printed every time you press the switch.

Figure 1. Terminal Prints Using Semaphore




```
COM96:115200baud - Tera Term VT
File Edit Setup Control Window Help

---- IPC Semaphore Code Example ----
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
```

- Set the **#define SEMA_ENABLE** to 0u in the main_cm0p.c file at line 41. Recompile the project and program it into the PSoC 6. The red LED in the board should be ON, indicating that the semaphore is not used in the CM0+.
- Press the SW2 switch on the kit. The terminal will print messages from both CPUs, but with conflicts, as shown in Figure 2.

Figure 2. Terminal Prints Without Using Semaphore




```

---- IPC Semaphore Code Example ----
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
<Core 1> Message sent from ARM Cortex M4
<Core 0> Message sent from ARM Cortex M0+
  
```

Design and Implementation

The design shown in Figure 3 has a UART Component, and two GPIOs (SW2 and LED). UART is configured in TX mode to transmit data at 115200 baud rate. The GPIO SW2 is configured as an input pin to detect presses on the switch. The GPIO LED is configured as an output pin. When the LED is on, the semaphore is not in use.

Figure 3. PSoC Creator Project Schematic




The CM0+ CPU creates the IPC semaphore, which allows synchronizing the access to a shared resource by the two CPUs. Every time one of the CPUs wants to call the UART function to print a message in the terminal, it attempts to lock the semaphore first. If it succeeds, it prints the message, and then unlocks the semaphore afterwards. If the semaphore is already locked, it keeps trying to lock it until it succeeds.

The firmware has an option to disable the semaphore in the CM0+ CPU. By simply changing the **#define SEMA_ENABLE** to 0u in the main_cm0p.c file, the semaphore is no longer locked by the CM0+ CPU, and the red LED on the kit is turned ON. Without the semaphore to synchronize access to the UART block, messages from both CPUs might overlap.

Figure 4 shows the firmware flowchart for the design.

Figure 4. Firmware Flowchart



Components and Settings

Table 1 lists the PSoC Creator Components used in this example, how they are used in the design, and the non-default settings required so they function as intended.

Table 1: PSoC Creator Components

Component	Instance Name	Purpose	Non-default Settings
UART	UART	Prints a message to a terminal window	TX/RX mode: TX Only
Digital Input Pin	SW2	Pin connected to the SW2 switch	Drive mode: Resistive Pull Up
Digital Output Pin	LED	Pin connected to the red LED	Initial drive state: High (1)

For information on the hardware resources used by a Component, see the Component datasheet.

Reusing This Example

This example is designed for the CY8CKIT-062-WiFi-BT pioneer kit. To port the design to a different PSoC 6 MCU device and/or kit, change the target device using the Device Selector and update the pin assignments in the Design Wide Resources Pins settings as needed.

Related Documents

Application Notes	
AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity	Describes PSoC 6 MCU with BLE Connectivity devices and how to build your first PSoC Creator project
AN215656 – PSoC 6 MCU: Dual-CPU System Design	Describes the dual-CPU architecture in PSoC 6 MCU, and shows how to build a simple dual-CPU design
AN219434 – Importing PSoC Creator Code into an IDE for a PSoC 6 MCU Project	Describes how to import the code generated by PSoC Creator into your preferred IDE
Code Examples	
Visit the Cypress Code Example site for a comprehensive collection of code examples using PSoC Creator IDE.	
PSoC Creator Component Datasheets	
Pins	Supports connection of hardware resources to physical pins
UART	Provides asynchronous serial communications
Device Documentation	
PSoC 6 MCU Datasheets	PSoC 6 MCU Technical Reference Manuals
Development Kit Documentation	
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit CY8CKIT-062-WiFi-BT PSoC 6 WiFi-BT Pioneer Kit	

Document History

Document Title: CE223549 – PSoC 6 MCU IPC Semaphore

Document Number: 002-23549

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	6161859	RLOS	04/30/2018	New code example
*A	6457461	RLOS	01/23/2019	Updated document and project to use PDL 3.1.0

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2018-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.