

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.


Objective

This code example demonstrates how to measure an input voltage using the Sequencing successive approximation register analog-to-digital converter (SAR ADC) Component on a PSoC® 4100S device. The ADC output value is used to control the breathing rate of an RGB LED using the Smart IO Component. The ADC value is also sent over I2C to the KitProg2 programmer, which is accessible on PC.

Overview

This code example demonstrates the use of the Sequencing SAR ADC Component to measure an input voltage on any I/O pin. The example also shows how to implement a breathing LED using the Smart IO Component. The breathing LED effect is implemented by XORing two pulse-width modulation (PWM) signals which have slightly different frequencies (Figure 1). There are four levels of breathing rates and three different color LEDs. Depending on the ADC result, a specific LED and breathing rate is chosen. The ADC result is sent over I²C to a host PC running Cypress's Bridge Control Panel (BCP) program.

Figure 1. LED Breathing Effect by XORing Two PWM Signals



Requirements

Tool: PSoC Creator™ 4.0 or later versions

Programming Language: C (ARM® GCC 4.9.3)

Associated Parts: All PSoC 4100S parts

Related Hardware: CY8CKIT-041-41XX PSoC 4100S Pioneer Kit

Design

Figure 2 and Figure 3 show the PSoC Creator schematics of this code example. This code example uses the Sequencing SAR ADC, EZI2C Slave, PWM, Pin, Clock and Smart IO Components.

Figure 2. TopDesign – ADC Interface

CE216873 ADC with Breathing LED

This code example demonstrates how to measure input voltage using Sequencing SAR ADC component on PSoC 4100S device. The ADC output is used to control the breathing rate of a RGB LED using SmartIO component.





Figure 3. TopDesign – Breathing LED

CE216873 ADC with Breathing LED

This code example demonstrates how to measure input voltage using Sequencing SAR ADC component on PSoC 4100S device. The ADC output is used to control the breathing rate of a RGB LED using SmartIO component.



The Sequencing SAR ADC Component is used to measure the voltage across a potentiometer. As shown in Figure 1, an LED breathing effect is generated by XORing two PWM signals that have slightly different frequencies with a duty cycle of 50%. The XOR operation is implemented using the Smart IO Component. To drive the Green LED, two PWM Components and one Smart IO Component is used; for the Red and Blue LEDs, another set of two PWM Components and a Smart IO Component is used.

The Smart IO Component is configured in combinatorial mode with the Look-Up-Table (LUT) configured for an XOR gate implementation.

The clock input to all the PWM Components is 2 MHz. One of the PWM inputs to the XOR gate has a fixed frequency of 100 Hz (2 MHz/20000). The second PWM input frequency is varied depending on the ADC result. The output frequencies of the second PWM are shown below:

$$2 \text{ MHz}/19950 = 100.25 \text{ Hz}$$

$$2 \text{ MHz}/19800 = 101.01 \text{ Hz}$$

$$2 \text{ MHz}/19230 = 104.00 \text{ Hz}$$


$$2 \text{ MHz}/17857 = 112.00 \text{ Hz}$$

Routing these PWM signals through an XOR gate yields an output signal with a gradually changing duty cycle. Driving an LED with this signal results in a “breathing” effect, where the LED gradually gets alternately brighter and dimmer. The rate of change is proportional to the difference between the PWM output frequencies.

The EZI2C Slave Component is used to send the ADC result to the PC. The I2C-to USB-Bridge (KitProg2) on the kit is used to transfer the data from the PSoC I²C interface to the PC’s USB interface. The Cypress Bridge Control Panel program can be used to view the ADC result on the PC.

Figure 4 shows the firmware flowchart of this code example.

Figure 4. Firmware Flowchart



Design Considerations

This code example is designed to run on CY8CKIT-041-41XX with the PSoC 4100S device. To port the design to other PSoC 4 devices and kits, you must change the target device in Device Selector, and change the pin assignments in the cydwr settings.

Note: Because the forward voltage of the Blue and Green LEDs is 3.0 V, they will not turn ON if the kit is configured for operation below 3.3 V.

Hardware Setup

The code example works with the default settings on the CY8CKIT-041-41XX PSoC 4100S Pioneer Kit. If the settings are different from the default values, see the “Switches Default Position” table in the kit guide to reset to the default settings.


Software Setup

This section describes how to set up the Cypress Bridge Control Panel (BCP) program for viewing ADC result sent over I²C.

BCP is installed automatically as part of the kit software installation. Follow these steps to configure the BCP:

1. Open the BCP tool (**Start > All Programs > Cypress > Bridge Control Panel <version> > Bridge Control Panel <version>**).
2. Select **KitProg2/<serial number>** under **Connected I2C/SPI/RX8 Ports** (see Figure 5). Note that the PSoC 4100S Pioneer Kit must be connected to the USB port of your computer.

Figure 5. Bridge Control Panel




3. Go to **Tools > Protocol Configuration**, navigate to the **I2C** tab, and set the **I2C speed** to '400 kHz'. Click **OK**.
4. Select **File > Open File** and open the *CE216873 ADC with Breathing LED.iic* file from the following path:
<Install_Directory>\CY8CKIT-041-41XX PSoC 4100S Pioneer Kit<version>\Firmware\PSoC 4100S\BCP Command\.

5. Select **Chart > Variable Settings** and **Load** the *CE216873 ADC with Breathing LED.ini* file from the following folder. Click **OK** (see Figure 6).

<Install_Directory>\CY8CKIT-041-41XX PSoC 4100S Pioneer Kit\<version>\Firmware\PSoc 4100S\BCP Command\

This file includes the variable name, its data type, and signs, to represent the data sent over I²C.

Figure 6. Variable Settings in Bridge Control Panel Software



6. The BCP software is now ready for reading the ADC result via I²C interface. See [Operation](#) for evaluating the code example.

PSoC Creator Components

Table 1 lists the PSoC Creator Components used in this example, as well as the hardware resources used by each Component.

Table 1. List of PSoC Creator Components

Component	Instance Name	Version	Hardware Resources
Sequencing SAR ADC	ADC_SAR_Seq	v2.40	SAR, 1 GPIO pin
EZ12C Slave (SCB mode)	EZ12C	v3.20	SCB, 2 GPIO pins
Digital Output Pin	RED_LED, GREEN_LED, BLUE_LED	v2.20	1 GPIO pin each
PWM (TCPWM mode)	PWM_1, PWM_2, PWM_3, PWM_4	v2.10	1 TCPWM each
Smart IO	XOR_Gate_1, XOR_Gate_2	v1.0	1 Smart IO block each, 1 ¹ GPIO Pin
Clock	Clock_2	v2.20	1 Clock Divider


¹ The XOR_Gate_1 consumes one pin P2[5] because the PWM_2 signal is connected through this pin internally.

Parameter Settings

Scanning SAR ADC

Figure 7 and Figure 8 show the Sequencing SAR ADC Component that is changed from default values. See the [Sequencing SAR ADC Component datasheet](#) for additional information.

Figure 7. Scanning SAR ADC Component Configuration – General Tab



Configure 'ADC_SAR_SEQ_P4'

Name: ADC_SAR_Seq

General Channels Built-in

Timing

☒ Channel sample rate (SPS): 100000 [62500 - 100000] SPS

☐ Clock frequency (kHz): 1600.000 [1000 - 1600] kHz

Actual sample rate per channel: 100000 SPS

Actual clock frequency: 1600 kHz

Input range

Vref select: VDDA/2

Vref value (V): 2.500

Single ended negative input: Vref

Differential mode range: Vn +/- Vdda/2 (2.5 V)

Single ended mode range: 0.0 to 2*Vref (5 V)

Interrupt limits

Low limit (hex): 0 High limit (hex): 7FF

Compare mode: Result < Low_Limit

Clock source

☒ Internal ☐ External

Sample mode

☒ Free running ☐ Hardware trigger

Result data format

Differential result format: Signed

Single ended result format: Unsigned

Data format justification: Right


Samples averaged: 2

Alternate resolution (bits): 8

Averaging mode: Fixed Resolution

Datasheet OK Apply Cancel

Figure 8. Scanning SAR ADC Component Configuration – Channels Tab



Configure 'ADC_SAR_SEQ_P4'

Name: ADC_SAR_Seq

General **Channels** Built-in

Acquisition times (ADC clocks)

A clks: 2 937.5 ns

B clks: 2 937.5 ns

C clks: 2 937.5 ns

D clks: 2 937.5 ns

Sequenced channels: 1


Channel	Enable	Resolution	Mode	AVG	Acq time	Conversion time	Limit detect	Saturation
0	<input checked="" type="checkbox"/>	12	Single	<input type="checkbox"/>	A clks	10 us	<input type="checkbox"/>	<input type="checkbox"/>
INJ	<input type="checkbox"/>	12	Diff	<input type="checkbox"/>	A clks	10 us	<input type="checkbox"/>	<input type="checkbox"/>

Datasheet OK Apply Cancel

EZIZC Slave

Figure 9 shows the EZIZC Slave Component settings that are changed from their default values. See the [SCB Component datasheet](#) for additional information.

Figure 9. EZIZC Slave Component Configuration



Configure 'SCB_P4'

Name: EZIZC

Configuration **EZIZC Basic** EZIZC Advanced Built-in

Data rate (kbps): 400 Actual data rate (kbps): 400

☐ Clock from terminal

☒ Clock stretching

☐ Byte mode

Number of addresses: 1

Primary slave address (7-bits): 0x08

Secondary slave address (7-bits): 0x09

Sub-address size (bits): 8


☐ Enable wakeup from Deep Sleep Mode

Datasheet OK Apply Cancel

Smart IO


Figure 10, Figure 11, and Figure 12 show the Smart IO Component settings that are changed from default values. See the Smart IO Component datasheet for additional information.

Figure 10. Configuration of Smart IO Component for Port2




In the above figure, TCPWM0 line_out_compl and TCPWM1 line_out are routed to the LUT6 inputs. The LUT6 output is then routed to a pin to drive the Green LED.

Figure 11. Configuration of Smart IO Component for Port3



In the above figure, TCPWM3 line_out and TCPWM2 line_out are routed to two LUT (LUT4, LUT6) inputs. The LUT outputs are then routed to a pin by the Smart IO Component to drive the Red and Blue LEDs.

Figure 12. LUT² Configuration of Port2 and Port 3 Smart IO to Implement XOR Gate




Note that there are only two unique inputs to the LUT (data6 and data5) because Input 2 and Input1 are both data6. Therefore, the output values are set based only on the XOR combination of Input 1 and Input 0. Also, the four rows in which Input 2 and Input 1 are not the same will never occur because those inputs are the same signal.

Design-Wide

Figure 13 shows the non-default cydwr settings for the project.

Figure 13. CYDWR Pins Tab Settings



² LUT6 in XOR_GATE1 and LUT4, LUT6 in XOR_GATE2 have the same LUT configuration

Operation

1. Select the *CE216873 ADC with Breathing LED.cywrk* file in the PSoC Creator Start Page, under **Examples and Kits > Kits > CY8CKIT-041-41XX**. Select a location to save the code example.
2. Build the project (**Build > Build CE216873 ADC with Breathing LED**).
3. Connect the PSoC 4100S Pioneer Kit to your computer using the USB cable provided.
4. Program the PSoC 4100S device (**Debug > Program**). See the kit guide for details on programming the kit.
5. Vary the input voltage slowly by rotating the potentiometer (R2) wheel counter-clockwise and observe that the RGB LED glows in the following order: Red → Green → Blue. Also, notice that when the input voltage is varied, the breathing rate of the LED increases.

Note: When the potentiometer wheel is rotated, wait for a few seconds to observe the slow breathing rates.

6. Configure the BCP software as described in the [Software Setup](#) section.
7. In the BCP, click the read command on the **Editor** tab and then click the **Repeat** button, as shown in [Figure 14](#).
8. Click on the **Chart** tab and rotate the potentiometer wheel to observe the ADC result in the graph view, as shown in [Figure 15](#).

See the BCP Help for more information on using the Bridge Control Panel.

Figure 14. Command for Reading Data from EZI2C Slave Device





Figure 15. BCP – Graph View of the ADC Data Read from EZI2C Slave



Upgrade Information

The code example is updated to the latest version of PSoC Creator and hence does not require an upgrade.

Related Documents

Table 2 lists all relevant application notes, code examples, knowledge base articles, device datasheets, and PSoC Creator Component datasheets.

Table 2. Related Documents

Application Notes		
AN79953	Getting Started with PSoC 4	Describes PSoC 4 and how to build your first PSoC Creator project
PSoC Creator Component Datasheets		
Sequenced SAR ADC	Supports multiple channel hardware scan with single ended and differential input modes	
EZI2C Slave	Supports I2C slave operation	
Smart IO	Allows implementing logic gates	
PWM	Supports 16-bit fixed-function PWM implementation	
Pins	Supports connection of hardware resources to physical pins	
Clock	Supports local clock generation	
Device Documentation		
PSoC 4100S Family Datasheet		
PSoC 4100S Family PSoC 4 Architecture Technical Reference Manual		
Development Kit (DVK) Documentation		
CY8CKIT-041-41XX PSoC 4100S Pioneer Kit		

PSoC Resources

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and quickly and effectively integrate the device into your design. For a comprehensive list of resources, see [KBA86521 – How to Design with PSoC 3, PSoC 4, and PSoC 5LP](#). The following is an abbreviated list for PSoC 4:


- **Overview:** [PSoC Portfolio](#), [PSoC Roadmap](#)
- **Product Selectors:** [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), or [PSoC 5LP](#). In addition, [PSoC Creator](#) includes a device selection tool.
- **Datasheets** describe and provide electrical specifications for the PSoC 3, PSoC 4, and PSoC 5LP device families.
- **CapSense Design Guides:** Learn how to design capacitive touch-sensing applications with the PSoC 3, PSoC 4, and PSoC 5LP families of devices.
- **Application Notes** and **Code Examples** cover a broad range of topics, from basic to advanced level. Many of the application notes include code examples.
- **Technical Reference Manuals (TRM)** provide detailed descriptions of the architecture and registers in each of the PSoC 3, PSoC 4, and PSoC 5LP device families.
- **PSoC Training Videos:** These videos provide step-by-step instructions on getting started building complex designs with PSoC.
- **Development Kits:**
 - [CY8CKIT-041-41XX](#) PSoC 4100S Pioneer Kit is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
 - [CY8CKIT-145](#) is a very low-cost prototyping platform for evaluating the PSoC 4 S-Series of devices.
- The [MiniProg3](#) device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of systems based on PSoC 3, PSoC 4, and PSoC 5LP. See [Figure 16](#)— with PSoC Creator, you can:

1. Drag and drop Components to build your hardware system design in the main design workspace
2. Co-design your application firmware with the PSoC hardware
3. Configure Components using configuration tools
4. Explore the library of 100+ Components
5. Review Component datasheets

Figure 16. PSoC Creator Features



Document History

Document Title: CE216873 - ADC with Breathing LED

Document Number: 002-16873

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5523323	SRDS	11/16/2016	New code example

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

PSoC is a registered trademark and PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

Phone : 408-943-2600
Fax : 408-943-4730
Website : www.cypress.com

© Cypress Semiconductor Corporation, 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.