

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



Objective

This code example demonstrates the operation of the UART Component in Full Duplex mode with PSoC 3, PSoC 4, and PSoC 5LP. It also shows how to use an external interrupt (schematic interrupt) and the printf() function.

Overview

This code example project demonstrates how to communicate between the PC and the universal asynchronous receiver transmitter (UART) Component in Full Duplex mode implemented in the universal digital blocks (UDB). The UART has a receiver (RX) and a transmitter (TX). The data received by RX is looped back to TX.

This code example implements compiler-specific low-level functions for the output stream and calls the UART Component API to send data by the printf() function.

Requirements

Tool: PSoC Creator™ 3.3 SP1 or later

Programming Language: C (GCC 4.9) or later

Associated Parts: PSoC 3, PSoC 4, PSoC 5LP parts with UDB.

Related Hardware: CY8CKIT-030, CY8CKIT-050, CY8CKIT-042, CY8CKIT-042-BLE, CY8CKIT-042-BLE-A, CY8CKIT-046

Design

The design uses an external interrupt (isr_rx) connected to the rx_interrupt output of the UART Component. The isr_rx interrupt reads the data received by the UART and sends it back to the PC. An interrupt is triggered when data is stored in the internal 4-byte-deep RX FIFO or when an error occurs during the receive operation. In an errorless condition, the interrupt handler passes the received data to the 4-byte-deep TX FIFO. The LED indicates an error condition. By pressing SW2, the user may clear the error condition and continue the communication. Figure 1 shows the top design schematic.

Figure 1. Top Design Schematic



Design Considerations

The project is intended to echo back an unlimited amount of data. The long-term errorless UART functionality depends on the clock frequency on both sides – the PC and device. When the clock on the PC side has a higher frequency compared to the device clock, the device receives more data than it is able to send back, and the internal 4-byte FIFO buffer gets overloaded. Use short packets to avoid such behavior or implement large software buffers.



This design can be extended by using the internal UART Component interrupts, a large internal software buffer, and the polling wraparound method in the main loop. To enable this feature, set the INTERRUPT_CODE_ENABLED define in the *common.h* file to DISABLED and increase the RX and TX buffer sizes in the advanced tab of the UART Component configuration dialog.

The printf() function formats a series of strings and numeric values and builds a string to write to the output stream. It has different implementations for different compilers. The Keil C51 compiler uses putchar(), GCC uses _write(), MDK and RVDS use fputc(), while IAR uses the __write() function to send data. This code example project has these functions implemented in the debug.c file. This enables an application to run the printf() function with any compiler.

Note: The project adds an explicit reference to the floating point printf library to allow the usage of the floating point conversion as it is not supported by the GCC compiler by default. The required code: asm (".global printf float");

The printf() function support can be disabled in the project by setting the UART_PRINTF_ENABLED define in the *common.h* file to DISABLED.

Hardware Setup

This example project is designed to run on the CY8CKIT-042-BLE development kit from Cypress Semiconductor. A full description of the kit, along with more example programs and ordering information, can be found at http://www.cypress.com/go/cy8ckit-042-BLE.

The project requires changes to configuration settings to run on other kits from Cypress Semiconductor. Table 1 lists the supported kits. To switch from CY8CKIT-042-BLE to any other kit, change the project's device with the help of the Device Selector called from the project's context menu.

Development Kit	Device
CY8CKIT-030	CY8C3866AXI-040
CY8CKIT-050	CY8C5868AXI-LP035
CY8CKIT-042	CY8C4245AXI-483
CY8CKIT-042-BLE	CY8C4247LQI-BL483
CY8CKIT-042-BLE-A	CY8C4248LQI-BL583
CY8CKIT-046	CY8C4248BZI-L489

Table 1. Development Kits vs Parts

The pin assignments for the supported kits are provided in Table 2. A control file is added to the project to control that all the pins be properly assigned after the project build.

Din	Development Kit							
Name	CY8CKIT-030	CY8CKIT-050	CY8CKIT-042	CY8CKIT-042-	CY8CKIT-042- BL F-A	CY8CKIT-046		
Rx	P0[5]	P0[5]	P0[4]	P1[4]	P1[4]	P3[0]		
Тх	P0[4]	P0[4]	P0[5]	P1[5]	P1[5]	P3[1]		
SW2	P6[1]	P6[1]	P0[7]	P2[7]	P2[7]	P0[7]		
LED	P6[2]	P6[2]	P1[6]	P2[6]	P2[6]	P5[2]		

Table 2. Pin Assignment

Note: To run a code example project on the kits listed below, the pins must be connected to the headers using wires:

- CY8CKIT-030: connect PSoC 3 Rx pin to P5.1 (SERIAL_RX), connect PSoC 3 Tx pin to P5.2 (SERIAL_TX)
- CY8CKIT-050: connect PSoC 5LP Rx pin to P5.1 (SERIAL_RX), connect PSoC 5LP Tx pin to P5.2 (SERIAL_TX)
- CY8CKIT-042: connect PSoC 4 Rx pin to J8.10, connect PSoC 4 Tx pin to J8.9.

The define assignments required for the supported kits are in Table 3.



	Development Kit					
Define Name	CY8CKIT-030	CY8CKIT-050	CY8CKIT-042	CY8CKIT-042- BLF	CY8CKIT-042- BL F-A	CY8CKIT-046
LED_ON	1	1	0	0	0	0
LED_OFF	0	0	1	1	1	1

Table	3	Define	Assignment
T UDIC	υ.	Donno	/ looigninone

Software Setup

This example project communicates with a PC host using a UART. A HyperTerminal program is required in the PC to communicate with the kit. If you don't have a HyperTerminal program installed, download and install any serial port communication program. Freeware such as HyperTerminal, Bray's Terminal, Putty etc. is available on the web.

Follow these steps to communicate with the PC host.

- 1. Connect the PC and your kit with a USB cable. If you use the CY8CKIT-030 or CY8CKIT-050 kit, connect it to the PC with an RS232 cable and power source these kits.
- 2. If you use PSoC 4 kit, open the device manager program in your PC, find the device **KitProg USBUART** under **Ports** (COM & LPT), and note the port number.
- 3. Open the HyperTerminal program and select the COM port in which the kit is connected.
- 4. Configure the Baud rate, Parity, Stop bits, and Flow control information in the HyperTerminal configuration window. The default settings: Baud rate – 115200, Parity – None, Stop bits – 1, Flow control – None. These settings should match the configuration of the PSoC Creator UART Component in the project.
- 5. Start communicating with the device as explained in the Operation section.

Components / User Modules

Table 4 lists the PSoC Creator Components used in this example, and the hardware resources used by each Component.

Component	Hardware Resources
UART	UDB, Digital clock
Rx, Tx, SW2, LED	Digital IO pins
isr_rx	Interrupt

Table 4. List of PSoC Creator Components

Parameter Settings

By default, the UART is configured to Baud rate – 115200, Parity – None, Stop bits – 1 and Flow control – None. These settings can be changed to match the COM port configuration on PC.

Note CY8CKIT-042-BLE and CY8CKIT-042 kits communicate through the USB-UART Bridge. Refer to the "USB-UART Bridge" section of CY8CKIT-042-BLE Bluetooth® Low Energy (BLE) Pioneer Kit Guide for supported UART configurations.

The following interrupt sources are enabled in the Advanced tab in addition to the enabled by default RX – On Byte Received:

- RX On Parity Error
- RX On Stop Error
- RX On Break
- RX On Overrun Error



Figure 2) LIART		•
Figure 2	. 0861	Configuration	L

			Configure 'UART'	?	×
			Name: UART		
			Configure Advanced Built-in		4 Þ
			Internal clock O External clock		
			Interrupt sources		
			RX - On Byte Received	TX - On TX Complete	
Configure 'UART'		2 X	RX - On Parity Error	TX - On FIFO Empty	
configure oAlti			RX - On Stop Error	TX - On FIFO Full	
Name: UART			🗹 RX - On Break	TX - On FIFO Not Full	
			RX - On Overrun Error		
Configure Advan	ced Built-in	<u> </u>	BX -On Address Match		
Full LIART (TX + F	RX) O BX only		BX - On Address Detect		
Half duplex				D. Harr size	
	() (Addiy			BX buffer size (butes): 4	
Bits per second:	115200	\sim	Address mode: None ~	Internal BX interrunt ISB is disabled	
Data hite:	0		Address #1: 0		
Data bits.	0	•	Address #2: 0	TX buffer size (bytes): 4	
Parity type:	None	\sim			
	API control enabled		Advanced features	RS-485 Configuration options	
A 14			Break signal bits: None \checkmark	Hardware TX-Enable	
Stop bits:	1	~	Enable 2 out of 3 voting per bit	Oversampling rate	
Flow control:	None	\sim	Enable CRC outputs	● 8x ○ 16x	
Datasheet	OK Apply	Cancel	Datasheet OK	Apply Cano	el

Design-Wide Resources

The printf() function uses the dynamic memory allocation. For the proper function operation, set the Heap Size to 0x300 in the **System** tab of design-wide resource (DWR) settings.

Operation

- 1. Build and program the project into the development kit.
- 2. Run the Terminal application, press the Reset button on the kit and see the following lines on the Terminal window.

UART	Wraparc	ound Code	Exampl	e Project	
Test	printf	function	. long:	44444444,	float:55.55555
Enter	the ch	aracters	to tra	nsmit	

3. Start typing in the Terminal and observe the same data is received as Figure 3 shows.

Note: The HyperTerminal can have the Local Echo setting turned ON by default, so two characters will be looped back. Make sure this parameter is turned OFF for the proper operation.

4. To verify if the project detects errors, change the **Baud rate** in the Terminal (for example to 19200) and send some data to the device. Observe that the LED is ON. Use the Debugger to check which error condition is triggered by reading the *errorStatus* global variable. Press SW2 to clear the LED indication and return the **Baud rate** configuration to 115200 to continue errorless communication.



Figure 3. Expected Results in Bray's Terminal Application

🥰 Terminal v1.93b - 20141030Я - by Br@y++	_		\times
Disconnect BeScan COM Port Baud rate Data bits Parity Stop bits Handshakin <u>BeScan</u> COM5 Image: Comstant state Image:	g OFF S+XON TX	I/XOFF invert	
Settings Set font Auto Dis/Connect Time Stream log custom BR Rx Clear ASCII table Scripting AutoStart Script CR=LF Stay on Top 9600 27 Graph Remote		CTS DSR	CD RI
Receive CLEAR AutoScroll Reset Cnt 13 Cnt = 7 C HEX LogDateStamp CLEAR ✓ AutoScroll Reset Cnt 13 Cnt = 7 ⓒ ASCII StartLog StopLog Req/Resp	Dec Hex	🔲 Bin	
UART Wraparound Code Example Project Test printf function. long:44444444, float:55:55555 Enter the characters to transmit Test UART full duplex mode - pass			
Transmit CLEAR Send File 0 CR=CR+LF BREAK		DTR	🗖 RTS
Macros M1 M2 M3 M4 M5 M6 M7 M8 M9 M10	M11 M23	M12 M24	
		+CR	-> Send
Test UART full duplex mode - pass			0
Connected Bx: 394 Tx: 33 Bx:0K			//



Related Documents

Table 5 lists all relevant application notes, code examples, knowledge base articles, device datasheets, and Component datasheets.

Application Notes is				
AN79953	Getting Started with PSoC® 4		Describes PSoC 4 and shows how to build a first PSoC Creator project.	
AN54181	Getting Starte	ed with PSoC® 3	Describes the PSoC 3 architecture and development environment, and shows how to create a simple design using PSoC Creator, the development tool for PSoC 3.	
AN77759	Getting Starte	ed with PSoC® 5LP	Describes the PSoC 5LP architecture and development environment, and shows how to create a simple design using PSoC Creator, the development tool for PSoC 5LP.	
Code Example	es			
CE95389	UART Transr	mit with PSoC 3/4/5LP		
CE95388	UART Receiv	ve with PSoC 3/4/5LP		
CE95395	USB MIDI wit	th PSoC 3/5LP		
PSoC Creator	Component [Datasheets		
UART		Universal Asynchrono	bus Receiver Transmitter (UART)	
Interrupt		Interrupt		
Pins		Supports connection	of hardware resources to physical pins	
Device Docum	nentation			
PSoC 3 Datas	heets	PSoC 3 Technical Re	eference Manuals	
PSoC 4 Datas	heets	PSoC 4 Technical Re	eference Manuals	
PSoC 5LP Dat	asheets	PSoC 5LP Technical	Reference Manuals	
Development Kit (DVK) Documentation				
CY8CKIT-030 PSoC® 3 Development Kit				
CY8CKIT-050 PSoC® 5LP Development Kit				
CY8CKIT-042 PSoC® 4 Pioneer Kit				
CY8CKIT-042-BLE Bluetooth® Low Energy (BLE) Pioneer Kit				
CY8CKIT-042-	BLE-A Bluetoc	oth® Low Energy 4.2 Co	ompliant Pioneer Kit	
CY8CKIT-046 PSoC® 4 L-Series Pioneer Kit				

Table 5. Related Documents





Document History

Document Title: CE210741 UART Full Duplex and printf() Support with PSoC 3/4/5LP

Document Number: 002-10741

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5245208	NAZR	6/13/16	New spec
*A	5245203	NAZR	9/27/16	Added control file for automatic pin definition based on selected device.
*В	5739947	AESATP12	05/26/17	Updated logo and copyright.
*C	5926681	SVOZ	10/17/17	Document update, added CY8CKIT-046 and CY8CKIT-042-BLE-A support



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cvpress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of use with Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or autonized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system knobe failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.