CCU_Clock_1 for KIT_AURIX_TC375_LK Clock configuration via CCU

AURIX[™] TC3xx Microcontroller Training V1.0.0



Please read the Important Notice and Warnings at the end of this document



The clock system is configured based on a PLL frequency of 200 MHz and the clock signal is provided at an external port pin.

The Clock Control Unit (CCU) is used to configure the PLL clock. This clock signal is routed to an external clock output pin, which can be observed with an oscilloscope.



Introduction

- The Clock Control Unit (CCU) controls the clock system and contains different blocks:
 - Basic clock generation
 - Clock speed upscaling
 - Clock distribution
 - Individual clock configuration
- The Clock Generation Unit (CGU) is part of the CCU and allows a flexible clock generation.
- Phase Lock Loops (PLLs) are provided for upscaling the clock frequency from an internal or external oscillator.
- The System Peripheral Bus (SPB) is used to enable the Fractional Divider (FDR) to divide the source clock.

Note: For backward compatibility, some of the registers and functions have the prefix "SCU" (System Control Unit). In AURIX[™] TC2xx, the clocking system was a part of the System Control Unit.




Hardware setup

This code example has been developed for the board KIT_A2G_TC375_LITE.

An oscilloscope is needed to observe the clock at the pin P23.1. Connect the clock and the ground to the oscilloscope.

X1			
+3V3	2	1	GND
P33.12	4	3	P33.11
P32.4	6	5	P33.13
P23.0	8	7	P23.1
P23.2	10	9	P23.3
RST_S2G1 - P23.4	12	11	P23.5 - RST_S2G2
P22.0	14	13	P22.1
P22.2	16	15	P21.0
P22.3	18	17	P21.2
MDIO - P21.3	20	19	P21.4
P21.5	22	21	P20.10 - SPICLK_S2G
P20.1	24	23	P20.0 - TXD2_S2G2
/ESR1	26	25	P20.3 - RXD2_S2G2
MOSI_S2G - P20.14	28	27	/ESRO
Reset - /PORST	30	29	P15.5
CLK50 - P11.12	32	31	P15.4
RX_D0 - P11.10	34	33	P11.11 - CRS_DV
TX_EN - P11.6	36	35	P11.9 - RX_D1
TX_D1 - P11.2	38	37	P11.3 - TX_D0
GND	40	39	VDD_USB



Ground Clock



Configuring Clock Control Unit

Configuration of the Clock Control Unit (CCU) is done once in the setup phase by calling the initialization function *initCcuClock()*, which contains the following steps:

- Create an instance of the *lfxScuCcu_Config* structure which contains the CCU configuration.
- > Initialize the configuration by calling the iLLD function *lfxScuCcu_initConfig()*.
- Set the PLL dividers (N, P, K2) to get the desired PLL frequency (see page 6) (the desired frequency is 200 MHz for this example).
- > Initialize the CCU with the iLLD function *lfxScuCcu_init()*.
- Set SPB frequency to the desired value by calling the function
 IfxScuCcu_setSpbFrequency() (SPB frequency is 100 MHz for this example).

The *initCcuClock()* function is contained in the *CCU_Clock.h*, while the other functions are part of the iLLD header *IfxScuCcu.h*.



PLL divider calculation example

The PLL frequency (f_{pll0}) is defined according to the following formula:

$$f_{pll0} = \frac{f_{osc} * N}{K2 * P}$$

where the oscillator's frequency (f_{OSC}) is 20 MHz (dependent on hardware).

In this example $f_{pll0} = 20$ MHz, therefore $\frac{N}{K2 * P} = 20$. To obtain this value, N should be set to 20, P to 1 and K2 to 2 (P = 1 and K2 = 2 are the defaults values).

Note: For selecting appropriate values for the dividers, please consult the User Manual.



Configuring the Clock output

Configuration of the clock output is done once in the setup phase by calling the initialization function *configOutputCcuClock()*, which contains the following steps:

- Call the iLLD function *lfxScuWdt_clearSafetyEndinitInline()* to disable the Safety Endinit protection in order to modify the SCU register.
- > Set **SCU_CCUCON0.B.CLKSEL** to 0x1 to select the clock source.
- Set SCU_EXTCON.B.EN0 and SCU_EXTCON.B.SEL0 to enable and select output frequency (f_{OUT}) as external source (SCU_EXTCON.B.EN0 = 0x1, SCU_EXTCON.B.SEL0 = 0x0).
- Set SCU_FDR.B.STEP to the desired reload value (see page 9) and SCU_FDR.B.DM to choose the normal divider mode.
- Call the iLLD function *lfxScuWdt_setSafetyEndinitInline()* to re-enable the Safety Endinit protection.

The functions *IfxScuWdt_clearSafetyEndinitInline()* and *IfxScuWdt_setSafetyEndinitInline()* are contained in iLLD header *IfxScuWdt.h*.



Configuring the port pin

Configuration of the port pin is done as well in the function *configOutputCcuClock()* with the following steps:

- Call the iLLD function *lfxPort_setPinMode()* with *lfxPort_Mode_outputPushPullAlt6* as parameter to select CCU external clock as output.
- Set pin pad driver to increase pin's speed by calling the iLLD function *IfxPort_setPinPadDriver()* and setting *IfxPort_PadDriver_cmosAutomotiveSpeed1* as parameter.

The functions *IfxPort_setPinMode()* and *IfxPort_setPinPadDriver()* are contained in iLLD header *IfxPort.h*.



Step Value calculation example

The Step Value in normal divider mode is defined according to the following formula:

$$f_{OUT} = \frac{f_{SPB} * \frac{1}{n}}{2}$$
, with n = 1024 - Step

Therefore,
$$Step = 1024 - \frac{f_{SPB}}{2 * f_{OUT}}$$

In this example, the desired external frequency value (f $_{\rm OUT}$) is 1 MHz, and f $_{\rm SPB}$ is 100 MHz.


After calculation, the Step Value is 974 (0x3CE).



Run and Test

After code compilation and flashing the device, perform the following steps:

- > Connect the oscilloscope to the board via port pin P23.1 and ground.
- > Observe the desired clock on the oscilloscope's screen.



References









- → AURIX[™] Development Studio is available online:
- https://www.infineon.com/aurixdevelopmentstudio
- > Use the *"Import…"* function to get access to more code examples.
- > More code examples can be found on the GIT repository:
- https://github.com/Infineon/AURIX_code_examples
- > For additional trainings, visit our webpage:
- https://www.infineon.com/aurix-expert-training
- → For questions and support, use the AURIX[™] Forum:
- https://www.infineonforums.com/forums/13-Aurix-Forum

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.



Edition 2021-03 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: <u>erratum@infineon.com</u>

Document reference CCU_Clock_1_KIT_TC375_LK

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.