

- NOTES: (UNLESS OTHERWISE SPECIFIED)
THIS FAB SHOULD BE "RoHS COMPLIANT".
1. FABRICATE TO IPC-A-600, CURRENT REVISION
 2. BOARD SHALL MEET THE INSPECTION CRITERIA OF
 - a- ACCEPTABILITY AS PER IPC-A-600 (LATEST REVISION) CLASS II
 - b- QUALIFICATION AND PERFORMANCE AS PER IPC-6012 (LATEST REVISION) CLASS II.

- 3 MATERIAL: ISOLA FR408HR (RoHS COMPLIANT MATERIAL) OR EQUIVALENT. GLASS TRANSITION TEMPERATURE MUST MEET OR EXCEED THE TEMPERATURE EXHIBITED WITH HIGH TEMPERATURE PROCESSES ASSOCIATED WITH LEAD FREE ASSEMBLY.

4. APPLY SOLDER MASK OVER BARE COPPER (SMOBC) IAW IPC-SM-840, BOTH SIDES, USING LPI, COLOR GREEN.

5. LPI SOLDER MASK TAIYO PSR4000 (RoHS COMPLIANT MATERIAL) OR EQUIVALENT WILL BE USED ON BOTH SIDES.

6. SOLDER MASK REGISTRATION TO BE WITHIN DIAMETRICAL TRUE POSITION OF $+ / - 0.002$ " WITH APPLICABLE HOLE / PAD.

- 7 FINISH: GOLD IMMERSION.

8. SILKSCREEN USING WHITE - HAVEN PC421 (NON-CONDUCTIVE OR EQUIVALENT RoHS COMPLIANT MATERIAL) BOTH SIDES DISTORTION OF SILKSCREEN IS ACCEPTABLE OVER TRACES. EPOXY INK ON SOLDER LANDS IS NOT ACCEPTABLE.

09. VENDOR LOGO AND DATE CODE TO BE MARKED SOLDER SIDE IN SILKSCREEN. MAXIMUM HEIGHT 0.12 INCHES.

10. 100% ELECTRICAL TEST REQUIRED FOR CONTINUITY. BOARD SHALL HAVE A UL-RATING OF 94V-0. UL SYMBOL AND RATING SHALL BE MARKED SOLDER SIDE IN SILKSCREEN.

11. REMOVE ALL UNUSED PADS FROM INTERNAL LAYERS.

12. 274X GERBER/ODM++ USED FOR FAB MUST BE VERIFIED AGAINST THE PROVIDED IPC356 NETLIST. COPPER SLIVERS THAT ARE LESS THAN 0.003" IN WIDTH BETWEEN ANTI-PAD TO PLANE EDGE, ANTI-PAD TO SPLIT PLANE AND ANTI-PAD TO ANTI-PAD MUST BE REMOVED FROM THE MANUFACTURING ARTWORK. A NETLIST COMPARISON MUST BE PASSED WITH NO VIOLATION AFTER THE REMOVAL OF SLIVERS. ANY REQUIREMENT FOR SLIVER REMOVAL ABOVE OR EQUAL TO THE 0.003" COPPER WIDTH MUST BE ADDRESSED AND APPROVED IN WRITING BY SUPPLIER.



14. FOR IMPEDANCE CONTROL DETAILS REFER TO STACK-UP DOCUMENT INCLUDED ZCU106 HR408BUILD.pdf DATA

15. VIA IN PAD TECHNOLOGY USED:

- VIA FILL IS REQUIRED: THIS IS A VIA IN PAD JOB. ALL VIA IN PAD LOCATIONS, LISTED IN "VIA_EPOXY_TOP" AND "VIA_EPOXY_BOT" MUST BE COMPLETELY FILLED" WITH PETERS PP-2795 OR EQUIVALENT 100% SOLIDS FILL MATERIAL. ALL SURFACES MUST BE PLANARIZED, AND PLATED OVER WITH" COPPER AND SURFACE FINISH.

16. ALL VIA DRILLS LISTED IN "VIA_PLUG_TOP AND VIA_PLUG_BOT" MUST BE PLUGGED AND COVERED WITH SOLDER MASK.


17. PCB VENDOR IS ALLOWED TO ADD COPPER THIEVING TO ALL INTERNAL SIGNALS LAYERS.
DISTANCE FROM EXISTING FEATURES MUST BE 100 MILS MINIMUM.
18. INTENTIONAL SHORT: SEE HW-Z1-ZCU104 REVC SHORTS LIST.DOC



Array size X = 7.05" Y = 6.4"
Rail area 250mils including routing tab

DRILL CHART: TOP to BOTTOM					
ALL UNITS ARE IN MILS					
FIGURE	FHS	TOLERANCE	PLATED	QTY	ADDITIONAL
-	8.0	+0.0/-8.0	PLATED	473	
-	9.0	+0.0/-9.0	PLATED	1456	
-	10.0	+0.0/-10.0	PLATED	3132	
-	12.0	+0.0/-12.0	PLATED	239	
■	22.0	+3.0/-3.0	PLATED	38	
■	35.0	+3.0/-3.0	PLATED	12	
■	40.0	+3.0/-3.0	PLATED	98	
■	49.0	+3.0/-3.0	PLATED	6	
■	50.0	+3.0/-3.0	PLATED	5	
■	62.0	+3.0/-3.0	PLATED	2	
■	71.0	+3.0/-3.0	PLATED	6	
■	73.0	+3.0/-3.0	PLATED	5	
+	106.0	+3.0/-3.0	PLATED	2	
+	125.0	+3.0/-3.0	PLATED	2	
20	156.0	+3.0/-3.0	PLATED	4	
■	33.0	+2.0/-2.0	NON-PLATED	2	
■	40.0	+2.0/-2.0	NON-PLATED	2	
■	43.0	+2.0/-2.0	NON-PLATED	2	
■	50.0	+2.0/-2.0	NON-PLATED	2	
■	56.0	+2.0/-2.0	NON-PLATED	1	
63	63.0	+2.0/-2.0	NON-PLATED	2	
67	67.0	+2.0/-2.0	NON-PLATED	10	
79	79.0	+2.0/-2.0	NON-PLATED	2	
128	128.0	+2.0/-2.0	NON-PLATED	2	
173	173.0	+2.0/-2.0	NON-PLATED	1	
-	33.0x26.0	+4.0/-4.0	PLATED	2	
■	60.0x32.0	+4.0/-4.0	PLATED	2	
■	63.0x24.0	+4.0/-4.0	PLATED	4	
-	79.0x44.0	+4.0/-4.0	PLATED	2	
-	83.0x35.0	+4.0/-4.0	PLATED	2	
-	106.0x35.0	+4.0/-4.0	PLATED	2	

TOTAL HOLES: 5520



- * SURFACE - AIR 0 MIL
* DIELECTRIC - CONFORMAL_COAT 0.8 MIL
L1: TOP CONDUCTOR - PLATED_COPPER_FOIL 2 MIL
* DIELECTRIC - FR408HR_1X1080PP 3.5 MIL

L2: 02 GND1 PLANE - PLATED COPPER FOIL 0.6 MIL
* DIELECTRIC - FR408HR_CORE 3 MIL

L3: 03 SIG1 CONDUCTOR - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_1XZ113PP 2.89 MIL

L4: 04 GND2 PLANE - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_CORE 3 MIL

L5: 05 SIG2 CONDUCTOR - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_1XZ113PP 2.89 MIL

L6: 06 GND3 PLANE - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_CORE 3 MIL

L7: 07 SIG3 CONDUCTOR - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_1XZ113PP 2.89 MIL

L8: 08 GND4 PLANE - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_CORE 3 MIL

L9: 09 PWR1 PLANE - 10Z COPPER 1.2 MIL
* DIELECTRIC - FR408HR_2X106PP 3.54 MIL

L10: 10 PWR2 PLANE - 10Z COPPER 1.2 MIL
* DIELECTRIC - FR408HR_CORE 3 MIL

L11: 11 GND5 PLANE - 10Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_1XZ113PP 2.89 MIL

L12: 12 SIG4 CONDUCTOR - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_CORE 3 MIL

L13: 13 GND6 PLANE - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_1XZ113PP 2.89 MIL

L14: 14 SIG5 CONDUCTOR - 050Z COPPER 0.6 MIL
* DIELECTRIC - FR408HR_CORE 3 MIL

L15: 15 GND7 PLANE - PLATED COPPER_FOIL 0.6 MIL
* DIELECTRIC - FR408HR_1X1080PP 3.5 MIL

L16: BOTTOM CONDUCTOR - PLATED COPPER FOIL 2 MIL
* DIELECTRIC - CONFORMAL_COAT 0.8 MIL
* SURFACE - AIR 0 MIL


DESIGN CROSS SECTION CHART

TOTAL THICKNESS 61.19 MIL


TOTAL THICKNESS 61.19 MIL +/- 5 MIL (8%)


IMPEDANCE CHART									
SINGLE ENDED				PODE-COUPLED DIFFERENTIAL				PODE-VALUES	
	TRACE WIDTH	HIGHEST IMPEDANCE Z CONC		TRACE WIDTH/AIGRA	HIGHEST IMPEDANCE Z CONC		TRACE WIDTH/AIGRA	HIGHEST IMPEDANCE Z CONC	
TOP SIDE	12 MIL	36		8.4 MIL/2.8 MIL	60				
	20 MIL	23		10.4 MIL/3.4 MIL	46				
	30 MIL	15		12.4 MIL/4.0 MIL	35				
	6.0 MIL	60		15.4 MIL/5.0 MIL	26				
LAYER 3	6.2 MIL	36		8.4 MIL/2.8 MIL	60				
	5.5 MIL	39		9.4 MIL/3.0 MIL	55				
	3.5 MIL	50		12.4 MIL/4.0 MIL	35				
				15.4 MIL/5.0 MIL	26				
LAYER 5	6.2 MIL	36		8.4 MIL/2.8 MIL	60				
	5.5 MIL	39		9.4 MIL/3.0 MIL	55				
	3.5 MIL	50		12.4 MIL/4.0 MIL	35				
				15.4 MIL/5.0 MIL	26				
LAYER 7	6.0 MIL	36		8.4 MIL/2.8 MIL	60				
	5.5 MIL	39		9.4 MIL/3.0 MIL	55				
	3.5 MIL	50		12.4 MIL/4.0 MIL	35				
				15.4 MIL/5.0 MIL	26				
LAYER 12	6.2 MIL	36		8.4 MIL/2.8 MIL	60				
	5.5 MIL	39		9.4 MIL/3.0 MIL	55				
	3.5 MIL	50		12.4 MIL/4.0 MIL	35				
				15.4 MIL/5.0 MIL	26				
LAYER 14	6.2 MIL	36		8.4 MIL/2.8 MIL	60				
	5.5 MIL	39		9.4 MIL/3.0 MIL	55				
	3.5 MIL	50		12.4 MIL/4.0 MIL	35				
				15.4 MIL/5.0 MIL	26				
BOTTOM	12 MIL	36		8.4 MIL/2.8 MIL	60				
	20 MIL	23		10.4 MIL/3.4 MIL	46				
	30 MIL	15		12.4 MIL/4.0 MIL	35				
	6.0 MIL	60		15.4 MIL/5.0 MIL	26				


CROSSED IMPEDANCE CALL OUTS DO NOT EXIST IN PROVIDED DATA. IGNORE THEM.


UNLESS OTHERWISE SPECIFIED	SIGNATURES	DATE				
DIMENSIONS ARE IN INCHES	DRAWN Rocket EMS	02-10-18	2100 LOGIC DR. SAN JOSE, CA 95124 HWCP - HARDWARE & CONFIGURATION PLATFORMS			
TOLERANCES ON;	CHECKED Brian Forsse		FABRICATION DRAWING <h1 style="text-align: center;">HW-Z1-ZCU104</h1> PCB,ROHS COMPLIANT			
2 PL DECIMALS +/- .010						
3 PL DECIMALS +/- .005	ENGRG Brian Forsse	02-10-18				
ANGLES +	ISSUED					
FRACTIONS +						
			SIZE D	FSCM NO	DWG NO 1280961	REV: 01
						VER: 1.0
			SCALE NONE			SHEET 1 OF 1


A














ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 01 OF 22 LAYER: TOP	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 02 OF 22 LAYER: GND1	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 03 OF 22 LAYER: SIG1	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 04 OF 22 LAYER: GND2	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 05 OF 22 LAYER: SIG2	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 06 OF 22 LAYER: GND3	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 07 OF 22 LAYER: SIG3	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 08 OF 22 LAYER: GND4	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 09 OF 22 LAYER: PWR1	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 10 OF 22 LAYER: PWR2	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 11 OF 22 LAYER: GND5	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 12 OF 22 LAYER: SIG4	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 13 OF 22 LAYER: GND6	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 14 OF 22 LAYER: SIG5	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 15 OF 22 LAYER: GND7	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 16 OF 22 LAYER: BOTTOM	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 17 OF 22 LAYER: 17_SILK_TOP	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0




ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 19 OF 22 LAYER: 19_SMASK_TOP	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0



ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 20 OF 22 LAYER:20_SMASK_BOT	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0



ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 21 OF 22 LAYER:21_PMASK_TOP	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0



ARTWORK, ROHS COMPLIANT, HW-Z1-ZCU104	
PCB # 1280961	
Designed by Xilinx	DATE: 02/10/2018
SCAREY	PHONE:4088794451
SHEET 22 OF 22 LAYER:22_PMASK_BOT	XILINX DOC USE ONLY REVISION: 01 VERSION: 1.0

