

BTM7700G

TrilithIC

Automotive Power



Never stop thinking

Table of Contents

	Table of Contents	2
1	Overview	3
2	Pin Configuration	4
2.1	Pin Assignment	4
2.2	Terms	6
3	Block Diagram	7
4	Circuit Description	8
4.1	Input Circuit	8
4.2	Output Stages	8
4.3	Short Circuit Protection	8
4.4	Overtemperature Protection	8
4.5	Undervoltage Lockout	8
4.6	Status Flag	8
5	Electrical Characteristics	10
5.1	Absolute Maximum Ratings	10
5.2	Functional Range	11
5.3	Thermal Resistance	11
5.4	Electrical Characteristics	12
6	Application Information	15
7	Package Outlines	16
8	Revision History	17



1 Overview

Features

- Quad D-MOS switch driver
- Free configurable as bridge or quad-switch
- Optimized for DC motor management applications
- Low $R_{DS\ ON}$
High side: 110 mΩ typ. @ 25°C, 280 mΩ max. @ 150°C
Low side: 80 mΩ typ. @ 25°C, 200 mΩ max. @ 150°C
- Peak current: typ. 9.5 A @ 25 °C
- Very low quiescent current: typ. 5 μA @ 25 °C
- Small outline, enhanced power PG-DSO-package
- Operates up to 40 V
- PWM frequencies up to 1 kHz
- Load and GND-short-circuit-protection
- Overtemperature shut down with hysteresis
- Undervoltage detection with hysteresis
- Status flag diagnosis
- Internal clamp diodes
- Isolated sources for external current sensing
- Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-28-22

Description

The **BTM7700G** is part of the **TrilithIC** family containing three dies in one package: One double high-side switch and two low-side switches. The drains of these three vertical DMOS chips are mounted on separated lead frames. The sources are connected to individual pins, so the **BTM7700G** can be used in H-bridge- as well as in any other configuration. The double high-side switch is manufactured in SMART SIPMOS® technology which combines low $R_{DS\ ON}$ vertical DMOS power stages with CMOS circuitry for control, protection and diagnosis. To achieve low $R_{DS\ ON}$ and fast switching performance, the low-side switches are manufactured in S-FET logic level technology.

Type	Package	Marking
BTM7700G	PG-DSO-28-22	BTM7700G

2 Pin Configuration

2.1 Pin Assignment




Figure 1 Pin Assignment BTM7700G (Top View)

Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1, 3, 25, 28	DL1	Drain of low-side switch1, leadframe 1¹⁾
2	IL1	Analog input of low-side switch1
4	N.C.	not connected
5, 10, 19, 24	DHVS	Drain of high-side switches and power supply voltage, leadframe 2¹⁾
6	GND	Ground
7	IH1	Digital input of high-side switch1
8	ST	Status of high-side switches; open Drain output
9	IH2	Digital input of high-side switch2
11	N.C.	not connected
12, 14, 15, 18	DL2	Drain of low-side switch2, leadframe 3¹⁾
13	IL2	Analog input of low-side switch2
16,17	SL2	Source of low-side switch2
20,21	SH2	Source of high-side switch2
22,23	SH1	Source of high-side switch1
26,27	SL1	Source of low-side switch1

1) To reduce the thermal resistance these pins are direct connected via metal bridges to the leadframe.

Pins written in **bold type** need power wiring.

2.2 Terms




Figure 2 Terms BTM7700G

Table 2

HS-Source-Current	Named during Short Circuit	Named during Leakage-Cond.
$I_{SH1,2}$	$I_{SCP H}$	$I_{DL LK}$

3 Block Diagram




Figure 3 Block Diagram BTM7700G

4 Circuit Description

4.1 Input Circuit

The control inputs IH1,2 consist of TTL/CMOS compatible Schmitt-Triggers with hysteresis. Buffer amplifiers are driven by these stages and convert the logic signal into the necessary form for driving the power output stages. The inputs are protected by ESD clamp-diodes. The inputs IL1 and IL2 are connected to the gates of the standard N-channel vertical power-MOS-FETs.

4.2 Output Stages

The output stages consist of an low $R_{\text{DS(on)}}$ Power-MOS H-bridge. In H-bridge configuration, the D-MOS body diodes can be used for freewheeling when communicating inductive loads. If the high-side switches are used as single switches, positive and negative voltage spikes which occur when driving inductive loads are limited by integrated power clamp diodes.

4.3 Short Circuit Protection

The outputs are protected against short circuit to ground and short circuit over load

An internal OP-Amp controls the Drain-Source-Voltage by comparing the DS-Voltage-Drop with an internal reference voltage. Above this trip point the OP-Amp reduces the output current depending on the junction temperature and the drop voltage.

4.4 Overtemperature Protection

The high-side switches also incorporate an over temperature protection circuit with hysteresis which switches off the output transistors and sets the status output to low.

4.5 Undervoltage Lockout

When V_{S} reaches the switch-on voltage V_{UVON} the IC becomes active with a hysteresis. The high-side output transistors are switched off if the supply voltage V_{S} drops below the switch off value V_{UVOFF} .

4.6 Status Flag

The status flag output is an open drain output with zener-diode which requires a pull-up resistor, as shown in the application circuit in [Figure 4 “Application Example BTM7700G” on Page 15](#). Various errors as listed in the table “Diagnosis” are reported by switching the open drain output ST to low.

Table 3 Truth table and Diagnosis (valid only for the High-Side-Switches)

Flag	IH1	IH2	SH1	SH2	ST	Remarks
	Inputs		Outputs			
Normal operation; identical with functional truth table	0	0	L	L	1	stand-by mode
	0	1	L	H	1	switch2 active
	1	0	H	L	1	switch1 active
	1	1	H	H	1	both switches active
Overtemperature high-side switch1	0	X	L	X	1	
	1	X	L	X	0	detected
Overtemperature high-side switch2	X	0	X	L	1	
	X	1	X	L	0	detected
Overtemperature both high-side switches	0	0	L	L	1	
	X	1	L	L	0	detected
	1	X	L	L	0	detected
Under voltage	X	X	L	L	1	not detected

Inputs:

0 = Logic LOW

1 = Logic HIGH

X = don't care

Outputs:

Z = Output in tristate condition

L = Output in sink condition

H = Output in source condition

X = Voltage level undefined

Status:

1 = No error

0 = Error

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Absolute Maximum Ratings¹⁾

– 40 °C < T_j < 150 °C

Pos.	Parameter	Symbol	Limit Values		Unit	Remarks
			min.	max.		
High-Side-Switches (Pins DHVS, IH1,2 and SH1,2)						
5.1.1	Supply voltage	V_S	– 0.3	42	V	–
5.1.2	Supply voltage for full short circuit protection	$V_{S(SCP)}$	–	28	V	
5.1.3	HS-drain current ²⁾	I_S	– 7	³⁾	A	$T_A = 25^{\circ}\text{C}; t_P < 100 \text{ ms}$
5.1.4	HS-input current	I_{IH}	– 5	5	mA	Pin IH1 and IH2
5.1.5	HS-input voltage	V_{IH}	– 10	16	V	Pin IH1 and IH2
Status Output ST						
5.1.6	Status pull up voltage	V_{ST}	– 0.3	5.4	V	
5.1.7+	Status Output current	I_{ST}	– 5	5	mA	Pin ST
5.1.8	Low-Side-Switches (Pins DL1,2, IL1,2 and SL1,2)					
5.1.9	Drain-Source-Clamp voltage	V_{DSL}	55	–	V	$V_{IL} = 0 \text{ V}; I_D \leq 1 \text{ mA}$ $T_j = 25^{\circ}\text{C}$
5.1.10	LS-drain current ²⁾	I_{DL}	– 7	6	A	$T_A = 25^{\circ}\text{C}; t_P < 100 \text{ ms}$
5.1.11			–	8	A	$T_A = 25^{\circ}\text{C}; t_P < 10 \text{ ms}$
5.1.12			–	18	A	$T_A = 25^{\circ}\text{C}; t_P < 1 \text{ ms}$
5.1.13	LS-input voltage	V_{IL}	– 20	20	V	Pin IL1 and IL2
Temperatures						
5.1.14	Junction temperature	T_j	– 40	150	°C	–
5.1.15	Storage temperature	T_{stg}	– 55	150	°C	–
ESD Protection ⁴⁾						
5.1.16	Input LS-Switch	V_{ESD}	–	0.3	kV	
5.1.17	Input HS-Switch	V_{ESD}	–	1	kV	
5.1.18	Status HS-Switch	V_{ESD}	–	2	kV	
5.1.19	Output LS and HS-Switch	V_{ESD}	–	8	kV	all other pins connected to Ground

1) Not subject to production test; specified by design

2) Single pulse

3) Internally limited

4) ESD susceptibility HBM according to EIA/JESD22-A114-B (1.5kΩ, 100pF)

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

5.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Remarks
			min.	max.		
5.2.20	Supply voltage	V_S	V_{UVOFF}	42	V	After V_S rising above V_{UVON}
5.2.21	Input voltage HS	V_{IH}	- 0.3	15	V	–
5.2.22	Input voltage LS	V_{IL}	- 0.3	20	V	–
5.2.23	Status output current	I_{ST}	0	2	mA	–
5.2.24	Junction temperature	T_j	- 40	150	°C	–

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table

5.3 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
5.3.25	LS-junction to soldering point ¹⁾	R_{thJSP}	–	–	20	K/W	measured to pin 3 or 12
5.3.26	HS-junction to soldering point ¹⁾	R_{thJSP}	–	–	20	K/W	measured to pin 19
5.3.27	Junction to Ambient ¹⁾ $R_{thJA} = T_{j(HS)} / (P_{(HS)} + P_{(LS)})$	R_{thJA}	–	36	–	K/W	²⁾

1) Not subject to production test, specified by design.

2) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu).

5.4 Electrical Characteristics

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$; $-40 \text{ °C} < T_j < 150 \text{ °C}$; $8 \text{ V} < V_s < 18 \text{ V}$

unless otherwise specified

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			min.	typ.	max.		
Current Consumption HS-switch							
5.4.28	Quiescent current	I_S	—	5	9	μA	IH1 = IH2 = 0 V $T_j = 25\text{ °C}$
			—	—	13	μA	IH1 = IH2 = 0 V
5.4.29	Supply current; one HS-switch active	I_S	—	1	2.5	mA	IH1 or IH2 = 5 V $V_S = 12\text{ V}$
5.4.30	Supply current; both HS-switches active	I_S	—	2	5	mA	IH1 and IH2 = 5 V $V_S = 12\text{ V}$
5.4.31	Leakage current of high-side switch	$I_{SH\text{ LK}}$	—	—	6	μA	$V_{IH} = V_{SH} = 0\text{ V}$ $V_S = 12\text{ V}$
5.4.32	Leakage current through logic GND in free wheeling condition	$I_{LKCL} = I_{FH} + I_{SH}$	—	—	10	mA	$I_{FH} = 3\text{ A}$ $V_S = 12\text{ V}$
Current Consumption LS-switch							
5.4.33	Input current	I_{IL}	—	10	100	nA	$V_{IL} = 20\text{ V}$; $V_{DSL} = 0\text{V}$
5.4.34	Leakage current of low-side switch	$I_{DL\text{ LK}}$	—	—	10	μA	$V_{IL} = 0\text{ V}$ $V_{DSL} = 40\text{V}$
Under Voltage Lockout HS-switch							
5.4.35	Switch-ON voltage	V_{UVON}	—	—	4.8	V	V_S increasing
5.4.36	Switch-OFF voltage	V_{UVOFF}	1.8	—	3.5	V	V_S decreasing
5.4.37	Switch ON/OFF hysteresis	V_{UVHY}	—	1	—	V	$V_{UVON} - V_{UVOFF}$
Output stages							
5.4.38	Inverse diode of high-side switch; Forward-voltage	V_{FH}	—	0.8	1.2	V	$I_{FH} = 3\text{ A}$
5.4.39	Inverse diode of low-side switch; Forward-voltage	V_{FL}	—	0.8	1.2	V	$I_{FL} = 3\text{ A}$
5.4.40	Static drain-source on-resistance of high-side switch	$R_{DS\text{ ON H}}$	—	110	—	mΩ	$I_{SH} = 1\text{ A}$; $V_S = 12\text{ V}$ $T_j = 25\text{ °C}$
			—	200	280	mΩ	$I_{SH} = 1\text{ A}$; $V_S = 12\text{ V}$ $T_j = 150\text{ °C}$
5.4.41	Static drain-source on-resistance of low-side switch	$R_{DS\text{ ON L}}$	—	80	—	mΩ	$I_{SL} = 1\text{ A}$; $V_{IL} = 5\text{ V}$ $T_j = 25\text{ °C}$
			—	140	200	mΩ	$I_{SL} = 1\text{ A}$; $V_{IL} = 5\text{ V}$ $T_j = 150\text{ °C}$

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$; $8 \text{ V} < V_s < 18 \text{ V}$

unless otherwise specified

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			min.	typ.	max.		
Short Circuit of high-side switch to GND							
5.4.42	Initial peak SC current $t_{\text{del}} = 100 \mu\text{s}$; $V_{\text{S}} = 12 \text{ V}$; $V_{\text{DSH}} = 12\text{V}$	$I_{\text{SCP H}}$	9	11	13	A	$T_{\text{j}} = -40 \text{ }^{\circ}\text{C}$
			—	9.5	—	A	$T_{\text{j}} = +25 \text{ }^{\circ}\text{C}$
			5.5	7	9	A	$T_{\text{j}} = +150 \text{ }^{\circ}\text{C}$
Short Circuit of high-side switch to V_{S}							
5.4.43	Output pull-down-resistor	R_{O}	12	22	50	k Ω	$V_{\text{DSL}} = 3 \text{ V}$
Thermal Shutdown ¹⁾							
5.4.44	Thermal shutdown junction temperature	$T_{\text{j SD}}$	155	180	190	$^{\circ}\text{C}$	—
5.4.45	Thermal switch-on junction temperature	$T_{\text{j SO}}$	150	170	180	$^{\circ}\text{C}$	—
5.4.46	Temperature hysteresis	ΔT	—	10	—	$^{\circ}\text{C}$	$\Delta T = T_{\text{jSD}} - T_{\text{jSO}}$
Status Flag Output ST of high-side switch							
5.4.47	Low output voltage	$V_{\text{ST L}}$	—	0.2	0.6	V	$I_{\text{ST}} = 1.6 \text{ mA}$
5.4.48	Leakage current	$I_{\text{ST LK}}$	—	—	10	μA	$V_{\text{ST}} = 5 \text{ V}$
5.4.49	Zener-limit-voltage	$V_{\text{ST Z}}$	5.4	—	—	V	$I_{\text{ST}} = 1.6 \text{ mA}$
Switching times of high-side switch ¹⁾							
5.4.50	Turn-ON-time to 90% V_{SH}	t_{ON}	—	75	160	μs	$R_{\text{Load}} = 12 \text{ } \Omega$ $V_{\text{S}} = 12 \text{ V}$
5.4.51	Turn-OFF-time to 10% V_{SH}	t_{OFF}	—	60	160	μs	
5.4.52	Slew rate on 10 to 30% V_{SH}	dV/dt_{ON}	—	—	1.9	V/ μs	
5.4.53	Slew rate off 70 to 40% V_{SH}	$-dV/dt_{\text{OFF}}$	—	—	2.7	V/ μs	
Switching times of low-side switch ¹⁾							
5.4.54	Turn-ON Delay Time	$t_{\text{d(on)}}$	—	5	—	ns	resistive load $I_{\text{SL}} = 3 \text{ A}$; $V_{\text{DSL}} = 12\text{V}$ $V_{\text{IL}} = 5\text{V}$; $R_{\text{G}} = 16\Omega$
5.4.55	Rise Time	t_{r}	—	22	—	ns	
5.4.56	Switch-OFF Delay Time	$t_{\text{d(off)}}$	—	13	—	ns	
5.4.57	Fall Time	t_{f}	—	18	—	ns	
Gate charge of low-side switch ¹⁾							
5.4.58	Input to source charge	Q_{IS}	—	1	—	nC	$I_{\text{SL}} = 3 \text{ A}$; $V_{\text{DSL}} = 12 \text{ V}$
5.4.59	Input to drain charge	Q_{ID}	—	3	—	nC	$I_{\text{SL}} = 3 \text{ A}$; $V_{\text{DSL}} = 12 \text{ V}$
5.4.60	Input charge total	Q_{I}	—	7	15	nC	$I_{\text{SL}} = 3 \text{ A}$; $V_{\text{DSL}} = 12 \text{ V}$ $V_{\text{IL}} = 0 \text{ to } 5 \text{ V}$
5.4.61	Input plateau voltage	$V_{(\text{plateau})}$	—	2.8	—	V	$I_{\text{SL}} = 3 \text{ A}$; $V_{\text{DSL}} = 12 \text{ V}$

1)Not subject to production test; specified by design

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$; $-40 \text{ }^{\circ}\text{C} < T_J < 150 \text{ }^{\circ}\text{C}$; $8 \text{ V} < V_S < 18 \text{ V}$
unless otherwise specified

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			min.	typ.	max.		
Control Inputs of high-side switches IH 1, 2							
5.4.62	H-input voltage	$V_{IH \text{ High}}$	–	–	2.5	V	–
5.4.63	L-input voltage	$V_{IH \text{ Low}}$	1	–	–	V	–
5.4.64	Input voltage hysteresis	$V_{IH \text{ HY}}$	–	0.3	–	V	–
5.4.65	H-input current	$I_{IH \text{ High}}$	15	30	60	μA	$V_{IH} = 5 \text{ V}$
5.4.66	L-input current	$I_{IH \text{ Low}}$	5	–	20	μA	$V_{IH} = 0.4 \text{ V}$
5.4.67	Input series resistance	R_I	2.7	4	5.5	kΩ	–
5.4.68	Zener limit voltage	$V_{IH \text{ Z}}$	5.4	–	–	V	$I_{IH} = 1.6 \text{ mA}$
Control Inputs IL1, 2							
5.4.69	Gate-threshold-voltage	$V_{IL \text{ th}}$	0.9	1.7	2.35	V	$I_{DL} = 0.5 \text{ mA}$

1) Not subject to production test; specified by design

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specified mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25^{\circ}\text{C}$ and the given supply voltage.

Note: The following simplified application examples are given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the real application





Figure 4 Application Example BTM7700G

7 Package Outlines



GPS05123

Figure 5 PG-DSO-28-22 (Plastic Transistor Single Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:

<http://www.infineon.com/packages>.

Dimensions in mm

8 Revision History

Rev.	Date	Changes
1.0	2007-06-12	Initial Version

Edition 2007-06-12

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 6/25/07 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.