

4P4T antenna cross switch with MIPI RFFE control interface

Features

- · High linearity up to 37 dBm peak power
- Fast switching time (max 2 µs) for 5G SRS applications
- Low insertion loss and high port to port isolation up to 7.125 GHz
- · Low power consumption allows to use MIPI RFFE supply
- MIPI RFFE 2.1 control interface
- Software and hardware programmable USID
- Ultra low profile lead-less plastic package (MSL-3, 260 °C per IPC/JEDEC J-STD-20)
- RoHS and WEEE compliant package



Potential applications

- 4P4T antenna routing/swapping for cellular mobile devices
- 4P4T antenna routing/swapping for 5G SRS application
- GSM, WCDMA, LTE and 5G FR1 applications
- 4x4 MIMO applications
- SAR reduction

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

Description

The BGSX44MU18 RF CMOS switch is specifically designed for LTE and 5G FR1 four-antenna applications. This 4P4T cross-switch offers low insertion loss and low harmonic generation.

The switch is controlled via a MIPI RFFE control interface. The on-chip controller allows power-supply voltages from 1.65 to 1.95 V. The switch features direct-connect-to-battery functionality and DC-free RF ports. Unlike GaAs technology, external DC blocking capacitors at the RF ports are only required if DC voltage is applied externally. The device has a very small size of only 2.0 mm x 2.4 mm and a thickness of 0.63 mm.


Table 1: Ordering information

Product type	Marking	Package
BGSX44MU18	X44A	PG-WLGA-18-1





Block diagram



4P4T antenna cross switch with MIPI RFFE control interface



Table of Contents

Table of Contents

1	Absolute maximum ratings	4
2	Operation ranges and general characteristics	5
3	RF characteristics	6
4	MIPI RFFE specification	11
5	Application information	17
6	Package information	19
Re	vision history	22
Di	sclaimer	23

4P4T antenna cross switch with MIPI RFFE control interface



Absolute maximum ratings

1 Absolute maximum ratings

Table 2: Absolute maximum ratings at $T_A = 25$ °C, unless otherwise specified

Parameter	Symbol		Values		Unit	Note / Test condition	
		Min.	Min. Typ.				
Supply voltage	V_{DD}	-0.3	_	3.9	V	-	
Abs-Max RF input power	P _{RF,max}	-	-	38	dBm	Duty cycle of 25 %, frequency	
	i i jii ax					0.4-7.125 GHz, VSWR 1:1	
ESD robustness, HBM ¹⁾	V _{ESD,HBM}	-2	_	+2	kV	_	
ESD robustness, CDM ²⁾	V _{ESD,CDM}	-1	_	+1	kV	-	
Maximum DC-voltage on RF	V_{RFDC}	0	-	0	V	There is also a DC connection	
ports and RF-ground						between switched paths. The	
						DC voltage at RF ports V_{RFDC}	
						has to be 0 V	
RFFE supply voltage	V _{IO}	-0.3	-	2.2	V	-	
RFFE control voltage levels	V _{SCLK} ,	-0.3	-	V _{IO} + 0.5	V	-	
	V _{SDATA} ,						
	V _{USID_SEL}						
Storage temperature range	T _{STG}	-55	_	150	°C	-	
Junction temperature	T _j	-40	-	125	°C	-	

¹⁾Human Body Model ANSI/ESDA/JEDEC JS-001 ($R = 1.5 \text{ k}\Omega$, C = 100 pF).

Warning: Stresses above the maximum values listed in Tab. 2 may cause permanent damage to the device. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Exposure to conditions at or below absolute maximum rating but above the maximum operation conditions specified in Tab. 3 may affect device reliability and life time. Functionality of the device might not be given under these conditions.

²⁾ Field-Induced Charged-Device Model ANSI/ESDA/JEDEC JS-002. Simulates charging/discharging events that occur in production equipment and processes. Potential for CDM ESD events occurs whenever there is metal-to-metal contact in manufacturing.





Operation ranges and general characteristics

2 Operation ranges and general characteristics

Table 3: Operation ranges

Parameter	Symbol		Values		Unit	Note / Test condition
		Min.	Тур.	Max.		
		-	-	37	dBm	Peak envelope power of a 5G NR signal ¹⁾ , frequency 0.4-7.125 GHz, VSWR 1:1
Max RF input power	$P_{RF,max}$	-	-	36	dBm	Pulsed RF input power, duty cycle of 25% with $T_{\rm period} = 4615\mu s$, throughpath, frequency 0.4–7.125 GHz, VSWR 1:1
Supply voltage	$V_{ m DD}$	1.6	1.8	3.6	V	For single supply operation $(V_{DD} = V_{IO} \text{ respectively } V_{DD} \text{ connected to } V_{IO})$: $V_{DD,min} = 1.65 \text{ V}$ and $V_{DD,max} = 1.95 \text{ V}$
Ambient temperature	T _A	-40	25	85	°C	

¹⁾ MCS 27 (256 QAM) OFDM, 60 kHz sub carrier spacing, 100 MHz bandwidth, RMS power is 9 dB below peak power.

Table 4: General characteristics

Parameter	Symbol		Values		Unit	Note / Test condition	
		Min.	Тур.	Max.			
Cumply current	,	-	0.6	3.2	μΑ	Low-power mode	
Supply current	I _{DD}	-	26	50	μΑ	Active mode, $P_{RF} = 0 \text{ dBm}$	
RFFE supply voltage	V _{IO}	1.65	1.8	1.95	V	-	
RFFE input high voltage ¹⁾	V _{IH}	0.7*V _{IO}	_	V _{IO}	V	-	
RFFE input low voltage ¹⁾	V _{IL}	0	_	0.3*V _{IO}	V	-	
RFFE output high voltage ¹⁾	V _{OH}	0.8*V _{IO}	_	V _{IO}	V	-	
RFFE output low voltage ¹⁾	V _{OL}	0	_	0.2*V _{IO}	V	-	
RFFE control input capacitance	C _{Ctrl}	-	2	3	pF	at SCLK, SDATA, and USID_SEL	
RFFE supply current	I _{IO}	-	0.04	6	μΑ	Idle mode without SCLK and	
						SDATA activity/traffic	

¹⁾ Valid for SDATA, SCLK, and USID_SEL

4P4T antenna cross switch with MIPI RFFE control interface



RF characteristics

3 RF characteristics

Table 5: RF characteristics at $T_A = -40 \,^{\circ}\text{C}...85 \,^{\circ}\text{C}$, $P_{RF} = 0 \,^{\circ}\text{dBm}$, $V_{DD} = 1.6 \,^{\circ}\text{V}...3.6 \,^{\circ}\text{V}$, unless otherwise specified

Parameter	Symbol		Values		Unit	Note / Test condition	
		Min.	Тур.	Max.			
Insertion loss ¹⁾ at 25°C				1			
		_	0.46	0.54	dB	600-960 MHz	
		_	0.50	0.57	dB	1160-1300 MHz	
		_	0.54	0.63	dB	1400-1700 MHz	
RF_Ax to RF_By		_	0.58	0.72	dB	1700-2200 MHz	
all other paths off	IL _{RF_Ax-RF_By}	_	0.65	0.80	dB	2200-2700 MHz	
x,y={1,,4}	-	_	0.79	1.00	dB	3300-4200 MHz	
		-	0.91	1.20	dB	4400-5000 MHz	
		-	1.12	1.64	dB	5150-5925 MHz	
		_	1.50	2.40	dB	5925-7125 MHz	
Insertion loss ¹⁾			1	•	1		
		_	0.46	0.63	dB	600-960 MHz	
		_	0.50	0.67	dB	1160-1300 MHz	
		_	0.54	0.73	dB	1400-1700 MHz	
RF_Ax to RF_By		_	0.58	0.81	dB	1700-2200 MHz	
all other paths off	IL _{RF_Ax-RF_By}	_	0.65	0.88	dB	2200-2700 MHz	
x,y={1,,4}	,	_	0.79	1.19	dB	3300-4200 MHz	
		_	0.91	1.41	dB	4400-5000 MHz	
		_	1.12	1.80	dB	5150-5925 MHz	
		_	1.50	2.70	dB	5925-7125 MHz	
Return loss ¹⁾		1			•		
		22	30	_	dB	600-960 MHz	
		20	28	_	dB	1160-1300 MHz	
		18	26	_	dB	1400-1700 MHz	
RF_Ax to RF_By		15	23	_	dB	1700-2200 MHz	
all other paths off	RL _{RF_Ax-RF_By}	14	20	_	dB	2200-2700 MHz	
x,y={1,,4}		10	17	_	dB	3300-4200 MHz	
		9	15	_	dB	4400-5000 MHz	
		7	12	_	dB	5150-5925 MHz	
		5	9	_	dB	5925-7125 MHz	
Isolation ¹⁾			·				
		35	43	_	dB	600-960 MHz	
		32	39	_	dB	1160-1300 MHz	
		30	37	-	dB	1400-1700 MHz	
In-Out isolation:		28	35	-	dB	1700-2200 MHz	
RF_Ax to RF_By	ISO _{RF_Ax-RF_By}	27	34	_	dB	2200-2700 MHz	
x,y={1,,4}		24	31	-	dB	3300-4200 MHz	
		23	30	-	dB	4400-5000 MHz	
		21	29	-	dB	5150-5925 MHz	
	1		1	1	dB	5925-7125 MHz	

 $^{^{1)}\}mbox{Measured}$ on application board, without any external matching components at RF ports.

4P4T antenna cross switch with MIPI RFFE control interface



RF characteristics

Table 6: RF characteristics at $T_A = -40 \,^{\circ}\text{C}...85 \,^{\circ}\text{C}$, $P_{RF} = 0 \,^{\circ}\text{dBm}$, $V_{DD} = 1.6 \,^{\circ}\text{V}...3.6 \,^{\circ}\text{V}$, unless otherwise specified

Parameter	Symbol		Values	·	Unit	Note / Test condition	
		Min.	Тур.	Max.			
Isolation ¹⁾		'					
		35	44	_	dB	600-960 MHz	
		33	40	-	dB	1160-1300 MHz	
In-In/Out-Out isolation:		31	39	_	dB	1400-1700 MHz	
RF_Ax to RF_Ay with x!=y	150	29	37	_	dB	1700-2200 MHz	
RF_Bx to RF_By with x!=y	ISO _{RF_Ax-RF_Ay}	28	35	-	dB	2200-2700 MHz	
x,y={1,,4}	ISO _{RF_Bx-RF_By}	22	32	-	dB	3300-4200 MHz	
x,y-\1,,4;		19	30	_	dB	4400-5000 MHz	
		15	29	_	dB	5150-5925 MHz	
		12	27	_	dB	5925-7125 MHz	
Harmonic generation 1) at C	W, VSWR 1:1 / 50 Ω	Σ					
		-	-82	-70	dBm	LTE LB, 663–915 MHz, P _{RF} = 26 dBm	
		_	-75	-67	dBm	LTE MB, 1710–2020 MHz, P_{RF} = 26 dBm	
2 nd Harmonic	P _{H2}	-	-67	-59	dBm	LTE HB, 2300–2690 MHz, P_{RF} = 29 dBm	
		_	-62	-55	dBm	N77 NR, 3300–4200 MHz, P _{RF} = 29 dBm	
		_	-65	-53	dBm	N79 NR, 4400–5000 MHz, P _{RF} = 29 dBm	
		_	-84	-76	dBm	LTE LB, 663–915 MHz, P_{RF} = 26 dBm	
		-	-79	-70	dBm	LTE MB, 1710–2020 MHz, P_{RF} = 26 dBm	
3 rd Harmonic	P _{H3}	_	-69	-61	dBm	LTE HB, 2300–2690 MHz, P_{RF} = 29 dBm	
		_	-65	-57	dBm	N77 NR, 3300–4200 MHz, P _{RF} = 29 dBm	
		_	-64	-53	dBm	N79 NR, 4400–5000 MHz, P _{RF} = 29 dBm	
Harmonic generation ¹⁾ at 2	5 % duty cycle, VS	WR 1:1 /	50 Ω				
2 nd Harmonic	D	_	-63	-52	dBm	GSM LB, 824–915 MHz, <i>P</i> _{RF} = 35 dBm	
Z HAIIIIUIIIC	P _{H2}	_	-62	-53	dBm	GSM HB, 1710-1910 MHz, P _{RF} = 33 dBn	
3 rd Harmonic	D	-	-55	-48	dBm	GSM LB, 824–915 MHz, <i>P</i> _{RF} = 35 dBm	
3 Hailliuill	P _{H3}	_	-56	-48	dBm	GSM HB, 1710–1910 MHz, P _{RF} = 33 dBn	

¹⁾ Measured on application board, without any external matching components at RF ports.

4P4T antenna cross switch with MIPI RFFE control interface



RF characteristics

Table 7: RF characteristics at $T_A = -40 \,^{\circ}\text{C}...85 \,^{\circ}\text{C}$, $P_{RF} = 0 \,^{\circ}\text{dBm}$, $V_{DD} = 1.6 \,^{\circ}\text{V}...3.6 \,^{\circ}\text{V}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Тур.	Max.		
Intermodulation distortion I	MD2 ¹⁾	'		'	1	
Band 1 IMD2 high		_	-124	-117	dBm	
Band 1 IMD2 low]	_	-120	-108	dBm	
Band 5 IMD2 high		_	-120	-113	dBm	
Band 5 IMD2 low	IMD2	_	-109	-92	dBm	Tost conditions soo Tab 0
Band 7 IMD2 high	IMDZ	_	-114	-108	dBm	Test conditions, see Tab. 8
Band 7 IMD2 low]	_	-108	-98	dBm	
Band 3 + 5 IMD2 ULCA]	_	-92	-84	dBm	
Band 3 + N77 IMD2 ENDC	1	_	-90	-83	dBm	

¹⁾ Measured on application board, without any external matching components at RF ports.

Table 8: IMD2 testcases¹⁾

Band	Symbol	In-band	Blocker	Blocker	Blocker	Blocker
		frequency	frequency 1	power 1	frequency 2	power 2
		(MHz)	(MHz)	(dBm)	(MHz)	(dBm)
Band 1	B1 _{IMD2,high}	2140	1950	20	4090	-15
Dallu 1	B1 _{IMD2,low}	2140	1950	20	190	-15
Band 5	B5 _{IMD2,high}	881.5	836.5	20	1718	-15
Dallu 5	B5 _{IMD2,low}	881.5	836.5	20	45	-15
Band 7	B7 _{IMD2,high}	2655	2535	20	5190	-15
Dallu I	B7 _{IMD2,low}	2655	2535	20	120	-15
Band 3 + Band 5 ULCA	B3B5 _{IMD2,ULCA}	881.5	836.5	23	1718	10
Band 3 + N77 ENDC	B3N77 _{IMD2,ENDC}	1842.5	1747.5	23	3590	10

¹⁾ Both blockers applied to same RF path.

4P4T antenna cross switch with MIPI RFFE control interface



RF characteristics

Table 9: RF characteristics at $T_A = -40 \,^{\circ}\text{C}...85 \,^{\circ}\text{C}$, $P_{RF} = 0 \,^{\circ}\text{dBm}$, $V_{DD} = 1.6 \,^{\circ}\text{V}...3.6 \,^{\circ}\text{V}$, unless otherwise specified

Parameter	Symbol		Values		Unit	Note / Test condition
		Min.	Тур.	Max.		
Intermodulation distortion I	MD3 ¹⁾	'		'	1	
Band 1 IMD3 high		-	-126	-113	dBm	
Band 1 IMD3 mid		_	-124	-113	dBm	
Band 5 IMD3 high		_	-92	-82	dBm	
Band 5 IMD3 mid	- IMD3	_	-125	-114	dBm	Tost conditions soo Tab 10
Band 7 IMD3 high	- IMD3	_	-125	-114	dBm	Test conditions, see Tab. 10
Band 7 IMD3 mid		-	-90	-78	dBm	
Band 1 + Band 3 ULCA		-	-126	-101	dBm	
Band 5 + N78 ENDC		_	-121	-108	dBm	

¹⁾ Measured on application board, without any external matching components at RF ports.

Table 10: IMD3 testcases¹⁾

Band	Symbol	In-band	Blocker	Blocker	Blocker	Blocker
		Frequency	Frequency 1	Power 1	Frequency 2	Power 2
		(MHz)	(MHz)	(dBm)	(MHz)	(dBm)
Band 1	B1 _{IMD3,high}	2140	1950	20	6040	-15
Dallu 1	B1 _{IMD3,mid}	2140	1950	20	1760	-15
Band 5	B5 _{IMD3,high}	881.5	836.5	20	2554.5	-15
Dallu S	B5 _{IMD3,mid}	881.5	836.5	20	791.5	-15
Band 7	B7 _{IMD3,high}	2655	2535	20	7725	-15
Dallu I	B7 _{IMD3,mid}	2655	2535	20	2415	-15
Band 1 + Band 3 ULCA	B1B3 _{IMD3,ULCA}	2140	1950	23	1760	10
Band 5 + N78 ENDC	B5N78 _{IMD3,ENDC}	2122	3780	26	829	10

¹⁾ Both blockers applied to same RF path.

4P4T antenna cross switch with MIPI RFFE control interface



RF characteristics

Table 11: RF characteristics at $T_A = -40 \,^{\circ}\text{C}...85 \,^{\circ}\text{C}$, $P_{RF} = 0 \,^{\circ}\text{dBm}$, $V_{DD} = 1.6 \,^{\circ}\text{V}...3.6 \,^{\circ}\text{V}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Тур.	Max.		
Switching time ¹⁾	<u>'</u>	1	"			
Power up settling time	t _{PUP}	-	10	25	μs	Time from power up plus switch command, 50 % last SCLK falling edge to 90 % RF signal
Switching time	t _{ST}	-	1	2	μs	Time to switch between RF states, 50 % last SCLK falling edge to 90 % RF signal

¹⁾Measured on application board, without any external matching components.




Figure 1: MIPI timing diagram

4P4T antenna cross switch with MIPI RFFE control interface



MIPI RFFE specification

4 MIPI RFFE specification

The MIPI RFFE interface is implemented according to the following specifications and documents:

- MIPI Alliance Specification for RF Front-End Control Interface version 2.1 18 December 2017
- MIPI Alliance Errata 01 for MIPI RFFE Specification Version v2.1 24 February 2019
- Qualcomm RFFE Vendor specification 80-N7876-1 Rev. Y (December 3, 2018)

Table 12: MIPI features, table I

Feature	Supported	Comment
MIPI RFFE 2.1 standard	Yes	Backward compatible to MIPI 2.0 standard
Standard reach RFFE bus length	Yes	RFFE Bus Length of up to 15 cm (standard)
Longer reach RFFE bus length feature (MIPI RFFE	Yes	Longer Reach allows for longer RFFE bus lengths. This
2.1 optional feature)		requires a limitation to the Standard Frequency Range of
		RFFE plus additional timing requirements for all devices
		on the bus
Programmable driver strength (MIPI RFFE 2.x fea-	Yes	Allows to program MIPI device Bus driver strength (rel-
ture)		evant for Read Back messages) up to 80 pF via BUS_LD-
		Register (0x2B); Default value: 50 pF
Register 0 write command sequence	Yes	Shortened Write Sequence for Register 0
		Caution: only 7 LSBs in Reg 0 can be addressed
Register read and write command sequence	Yes	Standard Register Read/Write procedure addressing
		standard register space of 0x00 – 0x1F
Extended register read and write command se-	Yes	Register Read/Write procedure addressing extended reg-
quence		ister space of 0x00 – 0xFF
Masked write command sequence (MIPI 2.1 op-	Yes	Allow only certain bits in a register to be updated during
tional feature)		a write command. Relevant Registers marked "MW" in
		below register mapping tables
Support for standard frequency range operations	Yes	SCLK range 32 kHz – 26 MHz for read and write com-
for SCLK		mands
Support for extended frequency range operations	Yes	SCLK range 26 MHz – 52 MHz for write commands
for SCLK		
sRead (synchronous Read) full speed or half	Yes	Relaxed Slave setup time requirements as Master sam-
speed up to 26 MHz (MIPI 2.x feature)		ples data on rising edge of SCLK signal
Regular read full speed or half speed up to 13 MHz	Yes	Stricter Slave setup time requirements as Master sam-
(MIPI RFFE 1.10-2.x feature)		ples data on falling edge of SCLK signal
Product ID + extended product ID register	Yes	PRODUCT_ID (address 0x1D) and EXT_PRODUCT_ID (ad-
		dress 0x20) Registers

4P4T antenna cross switch with MIPI RFFE control interface



MIPI RFFE specification

Table 13: MIPI features, table II

Feature	Supported	Comment		
Extended manufacturer ID (10->12 bit) (MIPI 2.1	Yes	The new 2 bits In MIPI 2.1 are placed in RFFE USID register		
optional feature)		at address 0x1F; value is 0 in IFX products		
Revision ID register	Yes	This Register contains the Device Revision (address 0x2)		
Programmable GSID (Group Slave Identifier)	Yes	RFFE 2.x GROUP_SID Register (at address 0x22); Only		
		in case RFFE 1.1 backwards compatibility is supported:		
		GROUP_SID0 bit-field access at address 0x1B (copy of		
		GROUP_SID0)		
Programmable USID (Unique Slave Identifier)	Yes	Device can be also explictelly addressed via combination		
		of (old) USID, Manufacturer ID, and (extended) product		
		ID to reprogram USID via (extended) Register Write se-		
		quence (see MIPI RFFE Spec v2.1 Chapter 6.2.1)		
Trigger functionality	Yes	3 "standard" Triggers via PM_TRIG[5:0] consiting of 3		
		Mask- and 3 Trigger Bits		
Ignored trigger handling in low power mode	Yes	When device is and stays in low power mode, write to		
		trigger registers will be ignored (NOTE: when changing		
		power mode, writing to trigger registers are not ignored)		
Extended triggers and trigger masks (MIPI 2.1 op-	Yes	additional eight Triggers and the associated Trigger		
tional feature)		Masks, have been added in MIPI 2.1 (registers at ad-		
		dresses 0x2D and 0x2E)		
Broadcast / GSID write to PM TRIG register	Yes	The above mentioned Trigger Register (and extended		
		trigger register) can be accessed via Broadcast/GSID		
		writes to trigger several MIPI devices snychronously.		
		NOTE: Trigger Mask bits are nor changed with Broad-		
		cast/GSID writes		
Reset	Yes	Reset is possible via VIO, PM TRIG or register SW_RST		
		(0x23); NOTE: SW_RST only resets User Defined Registers,		
		it does not reset the values of any reserved registers		
Status / error sum register	Yes	RFFE 2.x ERR_SUM Register (address 0x24); only in		
		case RFFE 1.1 backwards compatibilty is supported:		
		RFFE_STATUS Register access at address 0x1A (copy of		
		ERR_SUM)		
USID select pin	Yes	External pin (USID_SEL) for changing USID:		
		see Tab. 14		

Table 14: Default MIPI USID selection

External Conditon (USID_SEL)	USID address
Ground	1010
VIO	1011

4P4T antenna cross switch with MIPI RFFE control interface



MIPI RFFE specification

Table 15: Register mapping, table I

Register address	Register name	Data bits	Function	Description	Default	Broadcast_ID support	Trigger support	R/W
0x00	SWITCH_CTRL_RF_A1	7:0	MODE_CTRL	Switch control of RF_A1;	00000000	No	Yes	R/W
				(see Tab. 18)			Trigger 0-10	MW
0x01	SWITCH_CTRL_RF_A2	7:0	MODE_CTRL	Switch control of RF_A2	00000000	No	Yes	R/W
				(see Tab. 18)			Trigger 0-10	MW
0x02	SWITCH_CTRL_RF_A3	7:0	MODE_CTRL	Switch control of RF_A3	00000000	No	Yes	R/W
				(see Tab. 18)			Trigger 0-10	MW
0x03	SWITCH_CTRL_RF_A4	7:0	MODE_CTRL	Switch control of RF_A4	00000000	No	Yes	R/W
				(see Tab. 18)			Trigger 0-10	MW
0x1C	PM_TRIG	7	PWR_MODE(1)	0: Normal operation (ACTIVE)	1	Yes	No	R/W
	_		Operation mode	1: Low power mode (LOW POWER)				MW
		6	PWR_MODE(0)	0: No action (ACTIVE)	0	-		
			State bit vector	1: Powered reset (STARTUP to ACTIVE to				
				LOW POWER)				
		5	TRIGGER_MASK_2	0: Data masked (held in shadow REG)	0	No		
				1: Data not masked (ready for transfer to				
				active REG)				
		4	TRIGGER_MASK_1	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to active REG)				
		3	TRIGGER_MASK_0	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to active REG)				
		2	TRIGGER_2	0: No action (data held in shadow REG)	0	Yes	1	
				1: Data transferred to active REG	1			
		1	TRIGGER_1	0: No action (data held in shadow REG)	0			
			_	1: Data transferred to active REG				
		0	TRIGGER_0	0: No action (data held in shadow REG)	0	-		
			_	1: Data transferred to active REG				
0x1D	PRODUCT_ID	7:0	PRODUCT_ID	This is a read-only register. However, during the programming of the USID a write command sequence is performed on this register, even though the write does not change its value.	11101000	n/a	n/a	R
0x1E	MAN_ID	7:0	MANUFACTURER_ID [7:0]	This is a read-only register. However, during the programming of the USID, a write command sequence is performed on this register, even though the write does not change its value.	00011010	n/a	n/a	R
0x1F	MAN_USID	7:4	MANUFACTURER_ID [11:8]	These bits are read-only. However, during the programming of the USID, a write command sequence is performed on this register even though the write does not change its value.	0001	n/a	n/a	R
		3:0	USID[3:0]	Programmable USID. Performing a write to this register using the described programming sequences will program the USID. These bits store the USID of the device.	See Tab. 14	No	No	R/W

4P4T antenna cross switch with MIPI RFFE control interface



MIPI RFFE specification

Table 16: Register mapping, table II

Register address	Register name	Data bits	Function	Description	Default	Broadcast_ID support	Trigger support	R/W
0x20	EXT_PRODUCT_ID	7:0	EXT_PRODUCT_ID	Extension to PRODUCT_ID	00000000	n/a	n/a	R
0x21	REV_ID	7:4	MAIN_REVISION	Chip main revision	0100	n/a	n/a	R
		3:0 SUB_REVISION Chip sub revision 0		0001				
0x22	GSID	7:4	GSID0[3:0]	Primary group slave ID.	0000	No	No	R/W
		3:0	GSID1[3:0]	Secondary group slave ID.	0000			
0x23	UDR_RST	7	UDR_RST	Reset all configurable non-RFFE Reserved registers to default values. 0: Normal operation 1: Software reset	0	No	No	R/W
		6:0	RESERVED	Reserved for future use	0000000			
0x24	ERR_SUM	7	RESERVED	Reserved for future use	0	n/a	n/a	R
		6	COMMAND_FRAME_PARITY_ERR	Command sequence received with parity error — discard command.	0			
		5	COMMAND_LENGTH_ERR	Command length error.	0			
		4	ADDRESS_FRAME_PARITY_ERR	Address frame with parity error.	0			
		3	DATA_FRAME_PARITY_ERR	Data frame with parity error.	0			
		2	READ_UNUSED_REG	Read command to an invalid address.	0			
		1	WRITE_UNUSED_REG	Write command to an invalid address.	0			
		0	BID_GID_ERR	Read command with a BROADCAST_ID or GROUP_ID.	0			
0x2B	BUS_LD	7:4	RESERVED	Reserved for future use	0x0	No	No	R/W
		3:0	BUS_LD[3:0]	Program the drive strength of the	0x4			
				SDATA driver in readback modes.				
				0x0: 10pF				
				0x1: 20pF				
				0x2: 30pF				
				0x3: 40pF				
				0x4: 50pF				
				0x5: 60pF				
				0x6: 80pF				
				0x7: 80pF				
				0x8-0xF: reserved				

4P4T antenna cross switch with MIPI RFFE control interface



MIPI RFFE specification

Table 17: Register mapping, table III

Register address	Register name	Data Bits	Function	Description	Default	Broadcast_ID support	Trigger support	R/W
0x2D	EXT_TRIG_MASK	7	EXT_TRIGGER_MASK_10	0: Data masked (held in shadow REG)	1	No	No	R/W
				1: Data not masked (ready for transfer to active REG)				MW
		6	EXT_TRIGGER_MASK_9	0: Data masked (held in shadow REG)	1			
				1: Data not masked (ready for transfer to active REG)				
		5	EXT_TRIGGER_MASK_8	0: Data masked (held in shadow REG)	1			
				1: Data not masked (ready for transfer to active REG)				
		4	EXT_TRIGGER_MASK_7	0: Data masked (held in shadow REG)	1			
				1: Data not masked (ready for transfer to active REG)				
		3	EXT_TRIGGER_MASK_6	0: Data masked (held in shadow REG)	1			
				1: Data not masked (ready for transfer to active REG)				
		2	EXT_TRIGGER_MASK_5	0: Data masked (held in shadow REG)	1			
				1: Data not masked (ready for transfer to active REG)				
		1	EXT_TRIGGER_MASK_4	0: Data masked (held in shadow REG)	1			
				1: Data not masked (ready for transfer to active REG)				
		0	EXT_TRIGGER_MASK_3	0: Data masked (held in shadow REG)	1			
				1: Data not masked (ready for transfer to active REG)				
0x2E	EXT_TRIG	7	EXT_TRIGGER_10	0: No action (data held in shadow REG)	0	Yes	No	R/W
				1: Data transferred to active REG				MW
		6	EXT_TRIGGER_9	0: No action (data held in shadow REG)	0			
				1: Data transferred to active REG				
		5	EXT_TRIGGER_8	0: No action (data held in shadow REG)	0			
				1: Data transferred to active REG				
		4	EXT_TRIGGER_7	0: No action (data held in shadow REG)	0			
				1: Data transferred to active REG				
		3	EXT_TRIGGER_6	0: No action (data held in shadow REG)	0			
				1: Data transferred to active REG				
		2	EXT_TRIGGER_5	0: No action (data held in shadow REG)	0			
				1: Data transferred to active REG		1		
		1	EXT_TRIGGER_4	0: No action (data held in shadow REG)	0			
				1: Data transferred to active REG		1		
		0	EXT_TRIGGER_3	0: No action (data held in shadow REG)	0			
				1: Data transferred to active REG				

4P4T antenna cross switch with MIPI RFFE control interface



MIPI RFFE specification

Table 18: Modes of operation (truth table)

Mode			9	SWITCH_CTI	RL_RF_A1 B	its				
	D7	D6	D5	D4	D3	D2	D1	D0		
RF_A1-RF_B1 ISO	х	х	х	х	х	х	х	0		
RF_A1-RF_B1	х	х	х	х	х	х	х	1		
RF_A1-RF_B2 ISO	Х	х	х	х	Х	х	0	х		
RF_A1-RF_B2	х	х	х	х	Х	х	1	х		
RF_A1-RF_B3 ISO	Х	х	х	х	х	0	х	х		
RF_A1-RF_B3	х	х	х	х	Х	1	х	х		
RF_A1-RF_B4 ISO	х	х	х	х	0	х	х	х		
RF_A1-RF_B4	Х	х	х	х	1	х	х	х		
Mode				WITCH_CTI	RL_RF_A2 B	its	•			
	D7	D6	D5	D4	D3	D2	D1	D0		
RF_A2-RF_B1 ISO	х	х	х	х	х	х	х	0		
RF_A2-RF_B1	х	х	х	х	х	х	х	1		
RF_A2-RF_B2 ISO	Х	х	х	х	х	х	0	х		
RF_A2-RF_B2	Х	х	х	х	х	х	1	х		
RF_A2-RF_B3 ISO	х	х	х	х	х	0	х	х		
RF_A2-RF_B3	Х	х	х	х	х	1	х	х		
RF_A2-RF_B4 ISO	х	х	х	х	0	х	х	х		
RF_A2-RF_B4	х	х	х	х	1	х	х	х		
Mode		SWITCH_CTRL_RF_A3 Bits								
	D7	D6	D5	D4	D3	D2	D1	D0		
RF_A3-RF_B1 ISO	Х	х	х	х	х	х	х	0		
RF_A3-RF_B1	Х	х	х	х	Х	х	х	1		
RF_A3-RF_B2 ISO	Х	х	х	х	х	х	0	х		
RF_A3-RF_B2	Х	х	х	х	х	х	1	х		
RF_A3-RF_B3 ISO	Х	х	х	х	х	0	х	х		
RF_A3-RF_B3	х	х	х	х	х	1	х	х		
RF_A3-RF_B4 ISO	х	х	х	х	0	х	х	х		
RF_A3-RF_B4	х	х	х	х	1	х	х	х		
Mode				WITCH_CTI	RL_RF_A4 Bi	its	•			
	D7	D6	D5	D4	D3	D2	D1	D0		
RF_A4-RF_B1 ISO	х	х	х	х	х	х	х	0		
RF_A4-RF_B1	х	х	х	х	х	х	х	1		
RF_A4-RF_B2 ISO	х	х	х	х	х	х	0	х		
RF_A4-RF_B2	х	х	х	х	х	х	1	х		
RF_A4-RF_B3 ISO	х	х	х	х	х	0	х	х		
RF_A4-RF_B3	х	х	х	х	х	1	х	х		
RF_A4-RF_B4 ISO	Х	х	х	х	0	х	х	х		
RF_A4-RF_B4	х	х	х	х	1	х	х	х		

BGSX44MU18 features a truth table shown in Tab. 18 which allows to connect multiple RF_Ax ports to any RF_Bx port by combining individual states. As an example, all RF_Ax ports can be connected to RF_B1 by combining states RF_A1-RF_B1, RF_A2-RF_B1, RF_A3-RF_B1, and RF_A4-RF_B1 by following register settings: SWITCH_CTRL_RF_A1 = 'xx0000001', SWITCH_CTRL_RF_A2 = 'xx000001', SWITCH_CTRL_RF_A3 = 'xx000001', and SWITCH_CTRL_RF_A4 = 'xx000001'.

4P4T antenna cross switch with MIPI RFFE control interface



Application information

5 Application information

Pin configuration and function




Figure 2: Footprint (top view)

Table 19: Pin definition and function

Pin No.	Name	Function
1	VDD	Power supply
2	GND	RF ground
3	RF_B3	RF antenna port 3
4	RF_B4	RF antenna port 4
5	GND	RF ground
6	RF_A4	RF TRX port 4
7	RF_A3	RF TRX port 3
8	GND	RF ground
9	RF_A2	RF TRX port 2
10	RF_A1	RF TRX port 1
11	GND	RF ground
12	RF_B2	RF antenna port 2
13	RF_B1	RF antenna port 1
14	GND	RF ground
15	USID_SEL	MIPI USID select port (to be connected to VIO or GND)
16	VIO	MIPI RFFE power supply
17	SCLK	MIPI RFFE clock
18	SDATA	MIPI RFFE data
19	GND	RF center ground

4P4T antenna cross switch with MIPI RFFE control interface



Application information

Application board configuration




Figure 3: BGSX44MU18 application schematic

Table 20: Bill of materials table

Name	Value	Package	Manufacturer	Function
C1	10 nF	0201	Various	DC coupling
C2	10 nF	0201	Various	DC coupling



Package information

6 Package information




Figure 4: PG-WLGA-18-1 package outline (top, side and bottom views)



Package information




Figure 5: Footprint recommendation




Figure 6: Marking specification (top view; first datecode digits YY indicate year of manufacture and second digits WW indicate calendar week of manufacture)

4P4T antenna cross switch with MIPI RFFE control interface



Package information




Figure 7: PG-WLGA-18-1 carrier tape drawing (top and side views)





Revision History						
Revision v2.1 - 20	21.09.14					
Page or Item Subjects (major changes since previous revision)						
Revision 2.2, 202	3-05-30					
5	RFFE supply current max values updated in table 4					
19	Package outline drawing updated in figure 4, table 21 as redundant information removed					

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-05-30 Published by Infineon Technologies AG 81726 Munich, Germany

© 2023 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.