


4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control

Features

- Operating frequencies: 4.4 5.0 GHz
- Insertion power gain: 19.0 dB
- Gain dynamic range: 22 dB
- Low noise figure: 1.0 dB
- Low current consumption: 5.6 mA
- Multi-state control: Gain- and Bypass-Modes
- Small TSNP leadless package




Potential Applications

The BGA9C1MN9 is designed for 5G applications covering the 3GPP Band n79 between 4.4 GHz and 5.0 GHz. Thanks to a high gain and an ultra-low Noise Figure performance of the LNA frontend losses can be compensated and the data rate can be significantly improved. The MIPI interface provides a comprehensive control over multiple gain steps and bias modes to increase the overall system dynamic range.

Product Validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

Block Diagram



4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control

Table of Contents

Table of Contents

| Та | ble of Contents | 1 |
|----|-------------------------|----|
| 1 | Features | 2 |
| 2 | Product Description | 2 |
| 3 | Maximum Ratings | 3 |
| 4 | DC Characteristics | 4 |
| 5 | RF Characteristics | 4 |
| 6 | MIPI RFFE Specification | 7 |
| 7 | Application Information | 12 |
| 8 | Package Information | 14 |



Product Description

Datasheet

1 Features

- Power gain: 19.0 dB
- Low noise figure: 1.0 dB
- Low current consumption: 5.6 mA
- Frequency range from 4.4 to 5.0 GHz
- Supply voltage: 1.1 to 2.0 V
- Integrated MIPI RFFE interface operating in 1.65 to 1.95 V voltage range
- Software programmable MIPI RFFE USID
- USID select pin
- Small form factor 1.1 mm x 1.1 mm
- High EMI robustness
- RoHS and WEEE compliant package

RoHS M Halogen-Free B Lead-Free A

2 Product Description

The BGA9C1MN9 is a low noise amplifier for LTE and 5G which covers a wide frequency range from 4.4 GHz to 5.0 GHz. The LNA provides up to 19.0 dB gain and 1.0 dB noise figure at a current consumption of 5.6 mA in the application configuration described in Chapter 7. With the Gain Step feature the gain and linearity can be adjusted to increase the system dynamic range and to accommodate to changing interference scenarios. The BGA9C1MN9 supports ultra-low bypass current of 2 μ A and 1.2 V operating voltage to reduce power consumption. It operates from 1.1 V to 2.0 V supply voltage over temperature. The compact 9 pin TSNP-9 package with the dimension of 1.1 x 1.1 mm helps to save space on the PCB.

Green




Figure 1: BGA9C1MN9 Block diagram

| Product Name | Marking | Package | | |
|--------------|---------|----------|--|--|
| BGA9C1MN9 | С | TSNP-9-6 | | |





4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control

infineon

Maximum Ratings

3 Maximum Ratings

Table 1: Maximum Ratings

| Parameter | Symbol | | Values | | Unit | Note / Test Condition | |
|----------------------------|----------------------|-------|--------|----------------------|------|-----------------------|--|
| | | Min. | Тур. | Max. | | | |
| Supply Voltage VDD | V _{DD} | -0.5 | - | 2.2 | V | 1 | |
| Voltage at RFin | V _{AI} | 0 | - | 0 | V | - | |
| Voltage at RFout | V _{AO} | 0 | - | 0 | V | - | |
| Current into pin VDD | I _{DD} | - | - | 21 | mA | - | |
| RF input power | P _{IN} | - | - | 25 | dBm | - | |
| Total power dissipation | P _{tot} | - | - | 50 | mW | - | |
| Junction temperature | TJ | - | - | 150 | °C | - | |
| Ambient temperature range | T _A | -30 | _ | 85 | °C | - | |
| Storage temperature range | T _{STG} | -55 | _ | 150 | °C | - | |
| ESD robustness, HBM | V _{ESD_HBM} | -1000 | _ | 1000 | V | 2 | |
| ESD robustness, CDM | V _{ESD_CDM} | -1000 | _ | 1000 | V | 3 | |
| RFFE Supply Voltage | V _{IO} | -0.5 | _ | 2.2 | V | - | |
| DEEE Supply Voltage Levels | V _{SCLK} , | -0.7 | _ | V _{IO} +0.7 | V | - | |
| RFFE Supply Voltage Levels | V _{SDATA} , | | | (max. 2.2) | | | |
| | V _{USID} | | | | | | |

¹All voltages refer to GND-Nodes unless otherwise noted

²Human Body Model ANSI/ESDA/JEDEC JS-001 ($R = 1.5 \text{ k}\Omega$, C = 100 pF).

³Field-Induced Charged-Device Model ANSI/ESDA/JEDEC JS-002. Simulates charging/discharging events that occur in production equipment and processes. Potential for CDM ESD events occurs whenever there is metal-to-metal contact in manufacturing.

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Exposure to conditions at or below absolute maximum rating but above the specified maximum operation conditions may affect device reliability and life time. Functionality of the device might not be given under these conditions.

4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control



RF Characteristics

4 DC Characteristics

Table 3: DC Characteristics at $T_{\rm A}$ = 25 $^{\rm o}{\rm C}$

| Parameter ¹ | Symbol | | Values | | Unit | Note / Test Condition | |
|---------------------------------------|-------------------|-----------------------|--------|-----------------------|------|------------------------|--|
| | | Min. | Тур. | Max. | | | |
| Supply Voltage | V _{DD} | 1.1 | 1.8 | 2.0 | V | - | |
| Supply Current | 1 | 4.1 | 5.6 | 7.1 | mA | G0/G1 mode in Bias6 | |
| Supply Current | I _{DD} | 2.5 | 3.5 | 4.5 | mA | G2-G5 mode in Bias2 | |
| | | - | 2 | 4 | μA | Bypass mode (all bias) | |
| RFFE supply voltage | V _{IO} | 1.65 | 1.8 | 1.95 | V | - | |
| RFFE input high voltage ² | V _{IH} | 0.7 * V _{IO} | - | V _{IO} | V | Logical "1" | |
| RFFE input low voltage ² | V _{IL} | 0 | - | 0.3 * V _{IO} | V | Logical "0" | |
| RFFE output high voltage ³ | V _{OH} | 0.8 * V _{IO} | - | V _{IO} | V | - | |
| RFFE output low voltage ³ | V _{OL} | 0 | - | 0.2 * V _{IO} | V | - | |
| RFFE control input capacitance | C _{Ctrl} | - | - | 2 | pF | - | |
| RFFE supply current | I _{VIO} | - | 3 | - | μA | Idle State | |

¹Based on the application described in Chapter 7

²SCLK, SDATA and USID

³SDATA

5 RF Characteristics

Table 4: RF Characteristics in ON Mode at $T_A = 25 \degree$ C, $V_{DD} = 1.8 V$, f = 4.4 - 5.0 GHz, performance guaranteed in bias modes as in Table 3

| Parameter | Symbol | | Values | | Unit | Note / Test Condition |
|------------------------------|----------------|------|--------|------|------|-----------------------|
| | | Min. | Тур. | Max. | | |
| | | 17.5 | 19.0 | 20.5 | dB | GO |
| | | 14.5 | 16.0 | 17.5 | dB | G1 |
| Insertion power gain | | 11.0 | 12.5 | 14.0 | dB | G2 |
| f = 4900 MHz | $1/ S_{21} ^2$ | 8.1 | 9.6 | 11.1 | dB | G3 |
| 7 – 4900 MHZ | | 4.7 | 6.2 | 7.7 | dB | G4 |
| | | -4.4 | -2.9 | -1.4 | dB | G5 |
| | | -4.1 | -3.1 | -2.1 | dB | G6 |
| | | - | 1.0 | 1.6 | dB | GO |
| | | - | 1.05 | 1.6 | dB | G1 |
| Noico Figuro | | - | 1.35 | 1.9 | dB | G2 |
| Noise Figure f = 4900 MHz | NF | - | 1.55 | 2.1 | dB | G3 |
| 1 – 4300 MINZ | | - | 1.95 | 2.5 | dB | G4 |
| | | - | 11.1 | 12.1 | dB | G5 |
| | | - | 3.1 | 4.1 | dB | G6 |

Continued on next page

4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control



RF Characteristics

Table 4: RF Characteristics - Continued from previous page

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|---|-----------------------------------|--------|------|------|------|-----------------------|
| | | Min. | Тур. | Max. | | |
| | | 4 | 7 | - | dB | GO |
| | | 4 | 6 | - | dB | G1 |
| | | 6 | 9 | - | dB | G2 |
| nput Return Loss ¹ | RL _{in} | 6 | 9 | - | dB | G3 |
| ^F = 4900 MHz | | 6 | 9 | _ | dB | G4 |
| | | 6 | 9 | - | dB | G5 |
| | | 10 | 14 | - | dB | G6 |
| | | 10 | 16 | - | dB | GO |
| | | 9 | 13 | - | dB | G1 |
| | | 9 | 13 | - | dB | G2 |
| Dutput Return Loss | RL _{out} | 8 | 12 | - | dB | G3 |
| ^F = 4900 MHz | | 7 | 10 | - | dB | G4 |
| | | 10 | 14 | - | dB | G5 |
| | | 9 | 13 | - | dB | G6 |
| | | 29 | 34 | - | dB | GO |
| | 1/ S ₁₂ ² | 30 | 35 | - | dB | G1 |
| | | 25 | 30 | - | dB | G2 |
| Reverse Isolation | | 27 | 32 | - | dB | G3 |
| ^F = 4900 MHz | | 29 | 34 | - | dB | G4 |
| | | 25 | 30 | - | dB | G5 |
| | | 2.1 | 3.1 | - | dB | G6 |
| | | -23 | -19 | - | dBm | G0 |
| | | -22 | -18 | - | dBm | G1 |
| nband input 1dB-compression | | -19 | -15 | - | dBm | G2 |
| point | IP _{1dB} | -18 | -14 | - | dBm | G3 |
| ^f = 4900 MHz | | -18 | -14 | - | dBm | G4 |
| | | -3 | +1 | - | dBm | G5 |
| | | +4 | +8 | - | dBm | G6 |
| | | -12 | -7 | - | dBm | GO |
| | | -11 | -6 | - | dBm | G1 |
| nhand input 2rd and an interest | | -7 | -2 | - | dBm | G2 |
| nband input 3 rd -order intercept point ² | IIP3 | -6 | -1 | - | dBm | G3 |
| Joint | | -6 | -1 | - | dBm | G4 |
| | | +6 | +11 | - | dBm | G5 |
| | | +18 | +23 | - | dBm | G6 |
| Gain step phase error after com- pensation ³ ⁵ = 4900 MHz | | -5 | - | 5 | 0 | - |

Continued on next page

¹Can be tuned by using additional external matching components ²Input power = -30 dBm for each tone for modes G0-G5 / -15 dBm for mode G6, f_1 = 4900 MHz, f_2 = f_1 + 1 MHz ³Considers part to part variation after compensation in Base Band with constant value

4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control



RF Characteristics

Table 4: RF Characteristics - Continued from previous page

| Parameter Symbol | | Values | | | Unit | Note / Test Condition | |
|------------------|------------------|--------|------|------|------|---|--|
| | | Min. | Тур. | Max. | | | |
| Stability | k | >1 | - | - | | f = 20 MHz - 10 GHz | |
| MIPI to RF time | t _{PUP} | - | - | 1 | μs | 50 % last SCLK falling edge to 90 % ON, see Fig. 2 | |




Figure 2: MIPI to RF time



MIPI RFFE Specification

6 MIPI RFFE Specification

The MIPI RFFE interface is working in systems following the 'MIPI Alliance Specification for RF Front-End Control Interface version 2.1 - 18 December 2017' as well as the 'Qualcomm RFFE Vendor specification 80-N7876-1 Rev. W'.

Table 5: MIPI Features

| Feature | Supported | Comment |
|---|-----------|--|
| MIPI RFFE 2.1 standard | Yes | Backward compatible to MIPI 2.0 standard |
| Register 0 write command sequence | Yes | |
| Register read and write command sequence | Yes | |
| Extended register read and write command se- | Yes | |
| quence | | |
| Masked write command sequence | Yes | Indicated as MW in below register mapping tables |
| Support for standard frequency range operations | Yes | Up to 26 MHz for read and write |
| for SCLK | | |
| Support for extended frequency range operations | Yes | Up to 52 MHz for write |
| for SCLK | | |
| Half speed read | Yes | |
| Full speed read | Yes | |
| Full speed write | Yes | |
| Longer Reach RFFE Bus Length Feature | Yes | |
| Programmable driver strength | Yes | Up to 80 pF |
| Programmable Group SID | Yes | |
| Programmable USID | Yes | Support for three registers write and extended write se- |
| | | quences |
| Trigger functionality | Yes | |
| Extended Triggers and Trigger Masks | Yes | |
| Broadcast / GSID write to PM TRIG register | Yes | |
| Reset | Yes | Via VIO, PM TRIG or software register |
| Status / error sum register | Yes | |
| Extended product ID register | Yes | |
| Revision ID register | Yes | |
| Group SID register | Yes | |
| USID_Sel pin | Yes | See Tab. 10 |
| USID selection via SDATA / SCLK swap feature | Yes | See Tab. 10 |

Table 6: Startup Behavior

| Feature | State | Comment |
|------------------|-----------|--|
| Power status | Low power | Lower power mode after start-up |
| Trigger function | Enabled | Enabled after start-up. Programmable via behavior control register |



MIPI RFFE Specification

Table 7: Register Mapping, Table I

| Register Address | Register Name | Data Bits | Function | Description | Default | Broadcast_ID Support | Trigger Support | R/W |
|---------------------|---------------|---|------------------------|--|----------------|-------------------------|---------------------|-----------|
| 0x01 | REGISTER_1 | 7:0 | MODE_CTRL | LNA control | 00000000 | No | Yes Trigger 0-10 | R/W MW |
| 0x1C | PM_TRIG | 7 PWR_MODE(1) 0: Normal operation (ACTIVE | | 0: Normal operation (ACTIVE) | 1 | Yes | No | R/W |
| | | | Operation Mode | 1: Low Power Mode (LOW POWER) | | | | MW |
| | | 6 | PWR_MODE(0) | 0: No action (ACTIVE) | 0 | | | |
| | | | State Bit Vector | 1: Powered Reset (STARTUP to ACTIVE to LOW POWER) | | | | |
| | | 5 TRIGGER_MASK_2 0: Data masked (held in shadow REG) 0 No | No | No | | | | |
| | | | | 1: Data not masked (ready for transfer to active REG) | | | | |
| | | 4 | TRIGGER_MASK_1 | 0: Data masked (held in shadow REG) | 0 | | | |
| | | | | 1: Data not masked (ready for transfer to active REG) | | | | |
| | | 3 | TRIGGER_MASK_0 | 0: Data masked (held in shadow REG) | 0 | - | | |
| | | | | 1: Data not masked (ready for transfer to active REG) | | | | |
| | | 2 | TRIGGER_2 | 0: No action (data held in shadow REG) | 0 | Yes | | |
| | | | | 1: Data transferred to active REG | 1 | | | |
| | | 1 | TRIGGER_1 | 0: No action (data held in shadow REG) | 0 | | | |
| | | | | 1: Data transferred to active REG | 1 | | | |
| | | 0 | TRIGGER_0 | 0: No action (data held in shadow REG) | 0 | | | |
| | | | | 1: Data transferred to active REG | 1 | | | |
| 0x1D | PRODUCT_ID | 7:0 | PRODUCT_ID | This is a read-only register. However, during the programming of the USID a write command sequence is performed on this register, even though the write does not change its value. | 01010101 | No | No | R |
| 0x1E | MAN_ID | 7:0 | MANUFACTURER_ID [7:0] | This is a read-only register. However, during the programming of the USID, a write command sequence is performed on this register, even though the write does not change its value. | 00011010 | No | No | R |
| 0x1F | MAN_USID | 7:4 | MANUFACTURER_ID [11:8] | These bits are read-only. However, dur- ing the programming of the USID, a write command sequence is performed on this register even though the write does not change its value. | 0001 | | | R |
| | | 3:0 | USID[3:0] | Programmable USID. Performing a write to this register using the de- scribed programming sequences will program the USID in devices support- ing this feature. These bits store the USID of the device. | See Tab. 10 | No | No | R/W |



MIPI RFFE Specification

Table 8: Register Mapping, Table II

| Register Address | Register Name | Data Bits | Function | Description | Default | Broadcast_ID Support | Trigger Support | R/W |
|---------------------|----------------|--------------|-----------------------------------|---|----------|-------------------------|--------------------|-----------|
| 0x20 | EXT_PRODUCT_ID | 7:0 | EXT_PRODUCT_ID | | 00000000 | No | No | R |
| 0x21 | REV_ID | 7:4 | MAIN_REVISION | | 0000 | No | No | R |
| | | 3:0 | SUB_REVISION | | 0000 | | | |
| 0x22 | GSID | 7:4 | GSID0[3:0] | Primary Group Slave ID. | 0000 | No | No | R/W |
| | | 3:0 | RESERVED | Reserved for secondary Group Slave ID. | 0000 | | | |
| 0x23 | UDR_RST | 7 | UDR_RST | Reset all configurable non-RFFE Re- served registers to default values. 0: Normal operation 1: Software reset | 0 | No | No | R/W |
| | | 6:0 | RESERVED | Reserved for future use | 0000000 | | | |
| 0x24 | ERR_SUM | 7 | RESERVED | Reserved for future use | 0 | No | No | R |
| | | 6 | COMMAND_FRAME_PARITY_ERR | Command Sequence received with par- ity error — discard command. | 0 | | | |
| | | 5 | COMMAND_LENGTH_ERR | Command length error. | 0 | | | |
| | | 4 | ADDRESS_FRAME_PARITY_ERR | Address frame with parity error. | 0 | | | |
| | | 3 | DATA_FRAME_PARITY_ERR | Data frame with parity error. | 0 | | | |
| | | 2 | READ_UNUSED_REG | Read command to an invalid address. | 0 | | | |
| | | 1 | WRITE_UNUSED_REG | Write command to an invalid address. | 0 | | | |
| | | 0 | BID_GID_ERR | Read command with a BROADCAST_ID or GROUP_ID. | 0 | | | |
| 0x2B | BUS_LD | 7:3 | RESERVED | Reserved for future use | 0x0 | No | No | R/W |
| | | 2:0 | BUS_LD[2:0] | Programs the drive strength of the SDATA driver in readback modes. 0x0: 10pF 0x1: 20pF 0x2: 30pF 0x3: 40pF 0x4: 50pF (default) 0x5: 60pF 0x6: 80pF 0x7: 80pF | 0x4 | | | |
| 0x2D | EXT_TRIG_MASK | 7 | TRIGGER_MASK_10 TRIGGER_MASK_9 | 0: Data masked (held in shadow REG) 1: Data not masked (ready for transfer to active REG) 0: Data masked (held in shadow REG) | 0 | No | No | R/W MW |
| | | 0 | TRIGGER_MASK_9 | 1: Data not masked (ready for transfer to active REG) | | | | |
| | | 5 | TRIGGER_MASK_8 | 0: Data masked (held in shadow REG) | 0 | | | |
| | | | | 1: Data not masked (ready for transfer to active REG) | | | | |
| | | 4 | TRIGGER_MASK_7 | 0: Data masked (held in shadow REG) 1: Data not masked (ready for transfer to active REG) | 0 | | | |
| | | 3 | TRIGGER_MASK_6 | 0: Data masked (held in shadow REG) 1: Data not masked (ready for transfer to | 0 | | | |
| | | 2 | TRIGGER_MASK_5 | active REG) 0: Data masked (held in shadow REG) 2. Data masked (held in shadow REG) | 0 | | | |
| | | | | 1: Data not masked (ready for transfer to active REG) | | | | |
| | | 1 | TRIGGER_MASK_4 | 0: Data masked (held in shadow REG) 1: Data not masked (ready for transfer to active REG) | 0 | | | |
| | | 0 | TRIGGER_MASK_3 | 0: Data masked (held in shadow REG) 1: Data not masked (ready for transfer to active REG) | 0 | | | |



MIPI RFFE Specification

Table 9: Register Mapping, Table III

| Register Address | Register Name | Data Bits | Function | Description | Default | Broadcast_ID Support | Trigger Support | R/W | |
|---------------------|---------------|--------------|------------|--|-----------------------------------|-------------------------|--------------------|-----|--|
| 0x2E | EXT_TRIG | 7 | TRIGGER_10 | 0: No action (data held in shadow REG) | 0 | Yes | No | R/W | |
| | | | | 1: Data transferred to active REG | 1 | | | MW | |
| | | 6 | TRIGGER_9 | 0: No action (data held in shadow REG) | 0 | | | | |
| | | | | 1: Data transferred to active REG | | | | | |
| | | 5 | TRIGGER_8 | 0: No action (data held in shadow REG) | 0 | | | | |
| | | | | 1: Data transferred to active REG | | | | | |
| | | 4 | TRIGGER_7 | 0: No action (data held in shadow REG) | 0 | | | | |
| | | 3 | | | 1: Data transferred to active REG | |] | | |
| | | | TRIGGER_6 | 0: No action (data held in shadow REG) | 0 | | | | |
| | | | | 1: Data transferred to active REG | 1 | | | | |
| | | | TRIGGER_5 | 0: No action (data held in shadow REG) | 0 | | | | |
| | | | | 1: Data transferred to active REG | | | | | |
| | | 1 | TRIGGER_4 | 0: No action (data held in shadow REG) | 0 | - | | | |
| | | | | 1: Data transferred to active REG | 1 | | | | |
| | | 0 | TRIGGER_3 | 0: No action (data held in shadow REG) | 0 | 1 | | | |
| | | | | 1: Data transferred to active REG | 1 | | | | |



MIPI RFFE Specification

Table 10: USID States

| USID pin | SDATA/SCLK | USID |
|----------|------------|--------|
| 0 | Nominal | 0b1000 |
| 1 | Nominal | 0b1001 |
| 0 | Swap | 0b1010 |
| 1 | Swap | 0b1011 |

Table 11: Gain Modes of Operation (Truth Table, Register_1)

| | | REGISTER_1 Bits | | | | | | | | |
|-------|------------------|-----------------|----|----|----|----|----|----|----|--|
| State | Mode | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | |
| 1 | OFF | 0 | х | x | x | x | x | х | х | |
| 2 | Gain G0 | 1 | 0 | 0 | 1 | x | x | х | x | |
| 3 | Gain G1 | 1 | 0 | 1 | 0 | x | x | х | х | |
| 4 | Gain G2 | 1 | 0 | 1 | 1 | x | x | х | x | |
| 5 | Gain G3 | 1 | 1 | 0 | 0 | x | x | х | x | |
| 6 | Gain G4 | 1 | 1 | 0 | 1 | x | x | х | х | |
| 7 | Gain G5 | 1 | 1 | 1 | 0 | x | x | х | x | |
| 8 | Gain G6 (Bypass) | 1 | 1 | 1 | 1 | х | х | х | х | |

Table 12: Bias settings (Truth Table, Register_1)

| | | REGISTER_1 Bits | | | | | | | | |
|-------|-----------------------------|-----------------|----|----|----|----|----|----|----|--|
| State | Mode | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | |
| 9 | Bias0 (2.4 mA) | 1 | х | x | x | 0 | 0 | 0 | 0 | |
| 10 | Bias1 (3.0 mA) | 1 | х | x | x | 0 | 0 | 0 | 1 | |
| 11 | Bias2 (3.5 mA) ¹ | 1 | х | x | x | 0 | 0 | 1 | 0 | |
| 12 | Bias3 (4.1 mA) | 1 | х | x | x | 0 | 0 | 1 | 1 | |
| 13 | Bias4 (4.6 mA) | 1 | х | x | x | 0 | 1 | 0 | 0 | |
| 14 | Bias5 (5.1 mA) | 1 | х | x | x | 0 | 1 | 0 | 1 | |
| 15 | Bias6 (5.6 mA) ² | 1 | х | x | x | 0 | 1 | 1 | 0 | |
| 16 | Bias7 (6.2 mA) | 1 | х | x | x | 0 | 1 | 1 | 1 | |
| 17 | Bias8 (6.7 mA) | 1 | х | x | x | 1 | 0 | 0 | 0 | |
| 18 | Bias9 (7.2 mA) | 1 | х | x | x | 1 | 0 | 0 | 1 | |
| 19 | Bias10 (7.7 mA) | 1 | х | x | x | 1 | 0 | 1 | 0 | |

Target bias mode for Gain modes G2-G5

²Target bias mode for Gain modes G0-G1

Application Information

7 Application Information

Pin Configuration and Function



Table 13: Pin Definition and Function

| Pin No. | Name | Function |
|---------|-------|------------------|
| 1 | AO | LNA output |
| 2 | GND | Ground |
| 3 | AI | LNA input |
| 4 | USID | USID select pin |
| 5 | VIO | MIPI RFFE supply |
| 6 | SCLK | MIPI RFFE clock |
| 7 | SDATA | MIPI RFFE data |
| 8 | VDD | Power supply |
| 9 | GND | Ground |

2

9

6

8

3

4

5



4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control



Application Information

Application Board Configuration




Figure 4: BGA9C1MN9 Application Schematic

Table 14: Bill of Materials Table

| Name | Value | Package | Manufacturer | Function | |
|---------------|-----------|----------|--------------------------------|---------------------------------|--|
| C1 | 22 pF | 0201 | Various | DC block | |
| C2 | 10 nF | 0201 | Various RF bypass ¹ | | |
| C3 (optional) | 10 nF | 0201 | Various | RF bypass ¹ | |
| L1 | 1.8 nH | 0201 | muRata LQP type | Input matching | |
| R1 (optional) | 100 kΩ | 0201 | Various | Pull-down resistor ² | |
| R2 (optional) | 100 kΩ | 0201 | Various | Pull-down resistor ² | |
| N1 | BGA9C1MN9 | TSNP-9-6 | Infineon Variable gainstep LNA | | |

¹RF bypass recommended to mitigate power supply noise.

²External pulldown may be required if master doesn't provide proper pulldown before first SSC.

4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control



Package Information

8 Package Information




Figure 5: TSNP-9-6 Package Outline (top, side and bottom views)




Figure 6: Marking Specification (top view)



Package Information

| Table 15: | Table 15: Year date code marking - digit "Y" | | | | | | | | |
|-----------|--|------|-----|------|-----|--|--|--|--|
| Year | "Y" | Year | "Y" | Year | "Y" | | | | |
| 2010 | 0 | 2020 | 0 | 2030 | 0 | | | | |
| 2011 | 1 | 2021 | 1 | 2031 | 1 | | | | |
| 2012 | 2 | 2022 | 2 | 2032 | 2 | | | | |
| 2013 | 3 | 2023 | 3 | 2033 | 3 | | | | |
| 2014 | 4 | 2024 | 4 | 2034 | 4 | | | | |
| 2015 | 5 | 2025 | 5 | 2035 | 5 | | | | |
| 2016 | 6 | 2026 | 6 | 2036 | 6 | | | | |
| 2017 | 7 | 2027 | 7 | 2037 | 7 | | | | |
| 2018 | 8 | 2028 | 8 | 2038 | 8 | | | | |
| 2019 | 9 | 2029 | 9 | 2039 | 9 | | | | |
| | | | | | | | | | |

Table 15: Year date code marking - digit "Y"

Table 16: Week date code marking - digit "W"

| | | 1 | - 0 | | | 1 | | 1 | |
|------|-----|------|-----|------|-----|------|-----|------|-----|
| Week | "W" |
| 1 | A | 12 | Ν | 23 | 4 | 34 | h | 45 | v |
| 2 | В | 13 | Р | 24 | 5 | 35 | j | 46 | x |
| 3 | С | 14 | Q | 25 | 6 | 36 | k | 47 | у |
| 4 | D | 15 | R | 26 | 7 | 37 | l | 48 | z |
| 5 | E | 16 | S | 27 | а | 38 | n | 49 | 8 |
| 6 | F | 17 | Т | 28 | b | 39 | р | 50 | 9 |
| 7 | G | 18 | U | 29 | с | 40 | q | 51 | 2 |
| 8 | н | 19 | V | 30 | d | 41 | r | 52 | 3 |
| 9 | J | 20 | W | 31 | e | 42 | S | 53 | М |
| 10 | к | 21 | Y | 32 | f | 43 | t | | |
| 11 | L | 22 | Z | 33 | g | 44 | u | | |

4.5 GHz Low Noise Amplifier with Gain Steps and MIPI Control



Package Information




Figure 7: TSNP-9-6 Footprint Recommendation




Figure 8: TSNP-9-6 Carrier Tape

| Revision History | | | | | | | |
|-------------------|---|--|--|--|--|--|--|
| Page or Item | Page or Item Subjects (major changes since previous revision) | | | | | | |
| Revision 2.0, 202 | Revision 2.0, 2021-04-28 | | | | | | |
| all | Initial version of final datasheet | | | | | | |

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-04-28 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.