

# Automotive PSoC™ 4: PSoC™ 4000S family

Based on Arm® Cortex®-M0+ CPU

## General description

PSoC™ 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0+ CPU while being AEC-Q100 compliant. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC™ 4000S product family is a member of the PSoC™ 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CAPSENSE™) with best-in-class performance, programmable general-purpose continuous-time and switched-capacitor analog blocks, and programmable connectivity. PSoC™ 4000S products will be upward compatible with members of the PSoC™ 4 platform for new applications and design needs.

## Features

- Automotive Electronics Council (AEC) AEC-Q100 Qualified
- 32-bit MCU subsystem
  - 48-MHz Arm® Cortex®-M0+ CPU
  - Up to 32 KB of flash with read accelerator
  - Up to 4 KB of SRAM
- Programmable analog
  - Single-slope 10-bit ADC function provided by capacitance sensing block
  - Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
  - Two low-power comparators that operate in Deep Sleep low-power mode
- Programmable digital
  - Programmable logic blocks allowing Boolean operations to be performed on port inputs and outputs
- Low-power 1.71-V to 5.5-V operation
  - Deep Sleep mode with operational analog and 2.5 µA digital system current
- Capacitive sensing
  - Capacitive sigma-delta (CSD) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
  - Infineon-supplied software component makes capacitive sensing design easy
  - Automatic hardware tuning (SmartSense)
- Serial communication
  - Two independent run-time reconfigurable serial communication blocks (SCBs) with re-configurable I2C, SPI, or UART functionality
- LCD drive capability
  - LCD segment drive capability on GPIOs
- Timing and pulse-width modulation
  - Five 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
  - Center-aligned, Edge, and pseudo-random modes
  - Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications
- Up to 24 programmable GPIO pins
  - 24-pin QFN, 28-pin SSOP
  - Any GPIO pin can be CAPSENSE™, analog, or digital
  - Drive modes, strengths, and slew rates are programmable

# Automotive PSoC™ 4: PSoC™ 4000S family

## Based on Arm® Cortex®-M0+ CPU

---



### Features

- PSoC™ Creator design environment
  - Integrated development environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
  - Applications programming interface (API) component for all fixed-function and programmable peripherals
- Industry-standard tool compatibility
  - After schematic entry, development can be done with Arm®-based industry-standard development tools
- Temperature range
  - A-Grade: -40°C to +85°C
  - E-Grade: -40°C to +125°C
  - S-Grade: -40°C to +105°C

## Table of contents

<b>General description</b> .....	<b>1</b>
<b>Features</b> .....	<b>1</b>
<b>Table of contents</b> .....	<b>3</b>
<b>Block diagram</b> .....	<b>5</b>
<b>1 Functional definition</b> .....	<b>7</b>
1.1 CPU and memory subsystem .....	7
1.1.1 CPU .....	7
1.1.2 Flash .....	7
1.1.3 SRAM .....	7
1.1.4 SROM .....	7
1.2 System resources .....	7
1.2.1 Power system .....	7
1.2.2 Clock system .....	8
1.2.3 IMO clock source .....	8
1.2.4 ILO clock source .....	8
1.2.5 Watch Crystal Oscillator (WCO) .....	8
1.2.6 Watchdog timer .....	9
1.2.7 Reset .....	9
1.2.8 Voltage reference .....	9
1.3 Analog blocks .....	9
1.3.1 Low-power comparators (LPC) .....	9
1.3.2 Current DACs .....	9
1.3.3 Analog multiplexed buses .....	9
1.4 Programmable digital blocks .....	9
1.5 Fixed function digital blocks .....	10
1.5.1 Timer/Counter/PWM (TCPWM) Block .....	10
1.5.2 Serial Communication Block (SCB) .....	10
1.6 GPIO .....	11
1.7 Special function peripherals .....	11
1.7.1 CAPSENSE™ .....	11
1.7.2 LCD segment drive .....	11
<b>2 Pinouts</b> .....	<b>12</b>
2.1 Alternate pin functions .....	14
<b>3 Power</b> .....	<b>16</b>
3.1 Mode 1: 1.8 V to 5.5 V external supply .....	16
3.2 Mode 2: 1.8 V ±5% external supply .....	17
<b>4 Development support</b> .....	<b>18</b>
4.1 Documentation .....	18
4.2 Online .....	18
4.3 Tools .....	18
<b>5 Electrical specifications</b> .....	<b>19</b>
5.1 Absolute maximum ratings .....	19
5.2 Device level specifications .....	19
5.2.1 GPIO .....	21
5.2.2 XRES .....	22
5.3 Analog peripherals .....	23
5.3.1 CSD .....	24
5.4 Digital peripherals .....	28
5.4.1 Timer Counter Pulse-Width Modulator (TCPWM) .....	28
5.4.2 I <sup>2</sup> C .....	28
5.5 Memory .....	31




### Table of contents

5.6 System resources .....	32
5.6.1 Power-on reset (POR) .....	32
5.6.2 SWD Interface .....	32
5.6.3 Internal Main Oscillator .....	33
5.6.4 Internal Low-Speed Oscillator .....	34
<b>6 Ordering information .....</b>	<b>35</b>
<b>7 Packaging .....</b>	<b>37</b>
7.1 Package diagrams.....	38
<b>8 Acronyms.....</b>	<b>40</b>
<b>9 Document conventions.....</b>	<b>44</b>
9.1 Units of measure .....	44
<b>Revision history .....</b>	<b>45</b>

Block diagram

### Block diagram



PSoC™ 4000S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm® Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC™ Creator IDE provides fully integrated programming and debug support for the PSoC™ 4000S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC™ 4000S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new

## Automotive PSoC™ 4: PSoC™ 4000S family

Based on Arm® Cortex®-M0+ CPU

---



Block diagram

firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC™ 4000S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC™ 4000S allows the customer to make.

## 1 Functional definition

### 1.1 CPU and memory subsystem

#### 1.1.1 CPU

The Cortex®-M0+ CPU in the PSoC™ 4000S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC™ 4000S has four breakpoint (address) comparators and two watchpoint (data) comparators.

#### 1.1.2 Flash

The PSoC™ 4000S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

#### 1.1.3 SRAM

Four KB of SRAM are provided with zero wait-state access at 48 MHz.

#### 1.1.4 SRAM

A supervisory ROM that contains boot and configuration routines is provided.

### 1.2 System resources

#### 1.2.1 Power system

The power system is described in detail in the [Power](#) section. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC™ 4000S operates with a single external supply over the range of either 1.8 V  $\pm$ 5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC™ 4000S provides Active, Sleep, and Deep Sleep low-power modes.


All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35  $\mu$ s. The opamps can remain operational in Deep Sleep mode.

### 1.2.2 Clock system

The PSoC™ 4000S clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC™ 4000S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC™ 4000S, two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values, and is fully supported in PSoC™ Creator.



**Figure 1** PSoC™ 4000S MCU Clocking architecture

### 1.2.3 IMO clock source

The IMO is the primary source of internal clocking in the PSoC™ 4000S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Infineon-provided calibration settings is  $\pm 2\%$ .

### 1.2.4 ILO clock source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Infineon provides a software component, which does the calibration.

### 1.2.5 Watch Crystal Oscillator (WCO)

The PSoC™ 4000S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.



### 1.2.6 Watchdog timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

### 1.2.7 Reset

The PSoC™ 4000S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

### 1.2.8 Voltage reference

The PSoC™ 4000S reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a  $\pm 5\%$  reference.

## 1.3 Analog blocks

### 1.3.1 Low-power comparators (LPC)

The PSoC™ 4000S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

### 1.3.2 Current DACs

The PSoC™ 4000S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

### 1.3.3 Analog multiplexed buses

The PSoC™ 4000S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

## 1.4 Programmable digital blocks

The programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

## 1.5 Fixed function digital blocks

### 1.5.1 Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC™ 4000S.

### 1.5.2 Serial Communication Block (SCB)

The PSoC™ 4000S has two serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

**I<sup>2</sup>C Mode:** The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC™ 4000S and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode and Fast Mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

The PSoC™ 4000S is not completely compliant with the I<sup>2</sup>C spec in the following respect:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.

**UART Mode:** This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

**SPI Mode:** The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

**LIN slave mode:** The LIN slave mode uses the SCB hardware block and implements a full LIN slave interface. This LIN Slave is compliant with LIN v1.3, v2.1/2.2, ISO 17987-6, and SAE J2602-2 specification standards. It is certified by C&S GmbH based on the standard protocol and data link layer conformance tests. LIN slave can be operated at baud rates of up to ~20 Kbps with a maximum of 40-meter cable length. PSoC™ Creator software supports up to two LIN slave interfaces in the PSoC™ 4 device, providing built-in application programming interfaces (APIs) based on the LIN specification standard.

## 1.6 GPIO

The PSoC™ 4000S has up to 24 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - Analog input mode (input and output buffers disabled)
  - Input only
  - Weak pull-up with strong pull-down
  - Strong pull-up with weak pull-down
  - Open drain with strong pull-down
  - Open drain with strong pull-up
  - Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disabled state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC™ 4000S).

## 1.7 Special function peripherals

### 1.7.1 CAPSENSE™

CAPSENSE™ is supported in the PSoC™ 4000S through a capacitive sigma-delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CAPSENSE™ function can thus be provided on any available pin or group of pins in a system under software control. A PSoC™ Creator component is provided for the CAPSENSE™ block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CAPSENSE™ block has two IDACs, which can be used for general purposes if CAPSENSE™ is not being used (both IDACs are available in that case) or if CAPSENSE™ is used without water tolerance (one IDAC is available). The CAPSENSE™ block also provides a 10-bit Slope ADC function, which can be used in conjunction with the CAPSENSE™ function.

The CAPSENSE™ block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and Ground to null out power-supply related noise.

### 1.7.2 LCD segment drive

The PSoC™ 4000S has an LCD controller, which can drive up to 4 commons and 20 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

Pinouts

## 2 Pinouts

**Table 1** provides the pin list for PSoC™ 4000S for the 24-pin QFN and 28-pin SSOP packages. All port pins support GPIO.

**Table 1 Automotive PSoC™ 4000S 24-pin QFN and 28-pin SSOP pin list**

24-QFN		28-SSOP	
Pin	Name	Pin	Name
13	P0.0	19	P0.0
14	P0.1	20	P0.1
		21	P0.2
		22	P0.3
15	P0.4		
16	P0.5		
17	P0.6	23	P0.6
		24	P0.7
18	XRES	25	XRES
19	VCCD	26	VCCD
20	VSSD	27	VSS
21	VDD	28	VDD
22	VSSA		
		1	P1.0
		2	P1.1
23	P1.2	3	P1.2
24	P1.3	4	P1.3
		5	P1.4
1	P1.7	6	P1.7
2	P2.0		
3	P2.1		
		7	P2.4
		8	P2.5
4	P2.6	9	P2.6
5	P2.7	10	P2.7
6	P3.0	11	P3.0
		12	P3.1
7	P3.2	13	P3.2
8	P3.3	14	P3.3
9	P4.0	15	P4.0
10	P4.1	16	P4.1
11	P4.2	17	P4.2
12	P4.3	18	P4.3

#### Descriptions of the pin functions are as follows:

**VDDD:** Power supply for the digital section.

**VDDA:** Power supply for the analog section.

**VSSD, VSSA:** Ground pins for the digital and analog sections respectively.

**VCCD:** Regulated digital supply (1.8 V ±5%)

**VDD:** On some packages, VDDA and VDDD are shorted inside and brought out as a single power supply

**VSS:** On some packages, VSSA and VSSD are shorted inside and brought out as a single ground

## 2.1 Alternate pin functions


Each port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CAPSENSE™ pin. The pin assignments are shown in the following table.

Port/ pin	Analog	Smart I/O	Alternate function 1	Alternate func- tion 2	Alternate func- tion 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcomp.in_p[0]				tcpwm.tr_in[0]		scb[0].spi_se- lect1:0
P0.1	lpcomp.in_n[0]				tcpwm.tr_in[1]		scb[0].spi_se- lect2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_se- lect3:0
P0.3	lpcomp.in_n[1]						
P0.4	wco.wco_in			scb[1].uart_rx:0		scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0		scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0			scb[1].spi_clk:1
P0.7				scb[1].uart_rts:0			scb[1].spi_se- lect0:1
P1.0			tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1			tcpwm.line_- compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2			tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]		scb[0].spi_clk:1
P1.3			tcpwm.line_- compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]		scb[0].spi_se- lect0:1
P1.4							scb[0].spi_se- lect1:1
P1.7							
P2.0		prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1		prgio[0].io[1]	tcpwm.line_- compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2

Port/ pin	Analog	Smart I/O	Alternate function 1	Alternate func- tion 2	Alternate func- tion 3	Deep Sleep 1	Deep Sleep 2
P2.4		prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_se- lect1:1
P2.5		prgio[0].io[5]	tcpwm.line_ compl[0]:1				scb[1].spi_se- lect2:1
P2.6		prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_se- lect3:1
P2.7		prgio[0].io[7]	tcpwm.line_ compl[1]:1			lpcomp.comp[0]: 1	
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_ compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_ compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_se- lect0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_se- lect1:0
P3.5			tcpwm.line_ compl[2]:0		tcpwm.tr_in[7]		scb[1].spi_se- lect2:0
P3.6			tcpwm.line[3]:0		tcpwm.tr_in[8]		scb[1].spi_se- lect3:0
P3.7			tcpwm.line_ compl[3]:0		tcpwm.tr_in[9]	lpcomp.comp[1]	
P4.0	csd.vref_ext			scb[0].uart_rx:0	tcpwm.tr_in[10]	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0	tcpwm.tr_in[11]	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]: 0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]: 0	scb[0].spi_se- lect0:0

### 3 Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC™ 4000S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DDA}$  input.



**Figure 2 Power supply connections**

There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V  $\pm$ 5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

#### 3.1 Mode 1: 1.8 V to 5.5 V external supply

In this mode, the PSoC™ 4000S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC™ 4000S supplies the internal logic and its output is connected to the  $V_{CCD}$  pin. The  $V_{CCD}$  pin must be bypassed to ground via an external capacitor (0.1  $\mu$ F; X5R ceramic or better) and must not be connected to anything else.




### 3.2 Mode 2: 1.8 V ±5% external supply

In this mode, the PSoC™ 4000S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed.

Bypass capacitors must be used from VDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1-μF range, in parallel with a smaller capacitor (0.1 μF, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in [Figure 3](#).



**Figure 3 External supply range from 1.8 V to 5.5 V with internal regulator active**

## 4 Development support

The PSoC™ 4000S family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [PSoC™ 4 MCU](#) webpage to find out more.

### 4.1 Documentation

A suite of documentation supports the PSoC™ 4000S family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software user guide:** A step-by-step guide for using PSoC™ Creator. The software user guide shows you how the PSoC™ Creator build process works in detail, how to use source control with PSoC™ Creator, and much more.

**Component datasheets:** The flexibility of PSoC™ allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application notes:** PSoC™ application notes discuss a particular application of PSoC™ in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical reference manual:** The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC™ device, including a complete description of all PSoC™ registers. The TRM is available in the Documentation section at [PSoC™ 4 MCU](#) webpage.

### 4.2 Online

In addition to print documentation, the PSoC™ forums connect you with fellow PSoC™ users and experts in PSoC™ from around the world, 24 hours a day, 7 days a week.

### 4.3 Tools

With industry standard cores, programming, and debugging interfaces, the PSoC™ 4000S family is part of a development tool ecosystem. Visit us at [PSoC™ Creator](#) webpage for the latest information on the revolutionary, easy to use PSoC™ Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

## 5 Electrical specifications

### 5.1 Absolute maximum ratings

**Table 2** Absolute maximum ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	-	6	V	-
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SS</sub>	-0.5	-	1.95		-
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	-	V <sub>DD</sub> +0.5		-
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25	mA	-
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DDD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	-	0.5		Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-		-
BID46	LU	Pin current for latch-up	-140	-	140	mA	-

### 5.2 Device level specifications

All specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  for A grade devices and  $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$  for S grade devices, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

**Table 3** DC specifications

Typical values measured at V<sub>DD</sub> = 3.3 V and 25°C.

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	-	5.5	V	Internally regulated supply
SID255	V <sub>DD</sub>	Power supply input voltage (V <sub>CCD</sub> = V <sub>DD</sub> = V <sub>DDA</sub> )	1.71	-	1.89		Internally unregulated supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	-	1.8	-		-
SID55	C <sub>EFC</sub>	External regulator voltage bypass	-	0.1	-	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	-	1	-		X5R ceramic or better

Active Mode, V<sub>DD</sub> = 1.8 V to 5.5 V. Typical values measured at V<sub>DD</sub> = 3.3 V and 25°C.

#### Note

- Usage above the absolute maximum conditions listed in **Table 2** may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

Electrical specifications

**Table 3 DC specifications** (continued)

Typical values measured at  $V_{DD} = 3.3\text{ V}$  and  $25^\circ\text{C}$ .

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID10	$I_{DD5}$	Execute from flash; CPU at 6 MHz	–	1.2	2.0	mA	Max is at $105^\circ\text{C}$ and $5.5\text{ V}$
SID16	$I_{DD8}$	Execute from flash; CPU at 24 MHz	–	2.4	4.0		Max is at $105^\circ\text{C}$ and $5.5\text{ V}$
SID19	$I_{DD11}$	Execute from flash; CPU at 48 MHz	–	4.6	5.9		Max is at $105^\circ\text{C}$ and $5.5\text{ V}$
Sleep Mode, $V_{DDD} = 1.8\text{ V}$ to $5.5\text{ V}$ (Regulator on)							
SID22	$I_{DD17}$	$I^2\text{C}$ wakeup WDT, and Comparators on	–	1.1	1.6	mA	6 MHz, Max is at $105^\circ\text{C}$ and $5.5\text{ V}$
SID25	$I_{DD20}$	$I^2\text{C}$ wakeup, WDT, and Comparators on	–	1.4	1.9		12 MHz, Max is at $105^\circ\text{C}$ and $5.5\text{ V}$
Sleep Mode, $V_{DDD} = 1.71\text{ V}$ to $1.89\text{ V}$ (Regulator bypassed)							
SID28	$I_{DD23}$	$I^2\text{C}$ wakeup, WDT, and Comparators on	–	0.7	0.9	mA	6 MHz, Max is at $105^\circ\text{C}$
SID28A	$I_{DD23A}$	$I^2\text{C}$ wakeup, WDT, and Comparators on	–	0.9	1.1		12 MHz, Max is at $105^\circ\text{C}$ and $5.5\text{ V}$
Deep Sleep Mode, $V_{DD} = 1.8\text{ V}$ to $3.6\text{ V}$ (Regulator on)							
SID31	$I_{DD26}$	$I^2\text{C}$ wakeup and WDT on	–	2.5	60	$\mu\text{A}$	Max is at $105^\circ\text{C}$ and $3.6\text{ V}$
Deep Sleep Mode, $V_{DD} = 3.6\text{ V}$ to $5.5\text{ V}$ (Regulator on)							
SID34	$I_{DD29}$	$I^2\text{C}$ wakeup and WDT on	–	2.5	60	$\mu\text{A}$	Max is at $105^\circ\text{C}$
Deep Sleep Mode, $V_{DD} = V_{CCD} = 1.71\text{ V}$ to $1.89\text{ V}$ (Regulator bypassed)							
SID37	$I_{DD32}$	$I^2\text{C}$ wakeup and WDT on	–	2.5	60	$\mu\text{A}$	Max is at $105^\circ\text{C}$
XRES Current							
SID307	$I_{DD\_XR}$	Supply current while XRES asserted	–	2	5	mA	Max is at $105^\circ\text{C}$

**Table 4 AC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID48	$F_{\text{CPU}}$	CPU frequency	DC	–	48	$\mu\text{s}$	$1.71 \leq V_{DD} \leq 5.5$
SID49 <sup>[2]</sup>	$T_{\text{SLEEP}}$	Wakeup from Sleep mode	–	0	–		–
SID50 <sup>[2]</sup>	$T_{\text{DEEPSLEEP}}$	Wakeup from Deep Sleep mode	–	35	–		–

**Note**

2. Guaranteed by characterization.

**5.2.1 GPIO**
**Table 5 GPIO DC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID57	$V_{IH}^{[3]}$	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS Input
SID58	$V_{IL}$	Input voltage low threshold	-	-	$0.3 \times V_{DDD}$		CMOS Input
SID241	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} < 2.7 V$	$0.7 \times V_{DDD}$	-	-		-
SID242	$V_{IL}$	LVTTL input, $V_{DDD} < 2.7 V$	-	-	$0.3 \times V_{DDD}$		-
SID243	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} \geq 2.7 V$	2.0	-	-		-
SID244	$V_{IL}$	LVTTL input, $V_{DDD} \geq 2.7 V$	-	-	0.8		-
SID59	$V_{OH}$	Output voltage high level	$V_{DDD} - 0.6$	-	-		$I_{OH} = 4 \text{ mA at } 3 V V_{DDD}$
SID60	$V_{OH}$	Output voltage high level	$V_{DDD} - 0.5$	-	-		$I_{OH} = 1 \text{ mA at } 3 V V_{DDD}$
SID61	$V_{OL}$	Output voltage low level	-	-	0.6		$I_{OL} = 4 \text{ mA at } 1.8 V V_{DDD}$
SID62	$V_{OL}$	Output voltage low level	-	-	0.6		$I_{OL} = 10 \text{ mA at } 3 V V_{DDD}$
SID62A	$V_{OL}$	Output voltage low level	-	-	0.4		$I_{OL} = 3 \text{ mA at } 3 V V_{DDD}$
SID63	$R_{PULLUP}$	Pull-up resistor	3.5	5.6	8.5	k $\Omega$	-
SID64	$R_{PULLDOWN}$	Pull-down resistor	3.5	5.6	8.5		-
SID65	$I_{IL}$	Input leakage current (absolute value)	-	-	2	nA	25 °C, $V_{DDD} = 3.0 V$
SID66	$C_{IN}$	Input capacitance	-	-	7	pF	-
SID67 <sup>[4]</sup>	$V_{HYSTTL}$	Input hysteresis LVTTL	25	40	-	mV	$V_{DDD} \geq 2.7 V$
SID68 <sup>[4]</sup>	$V_{HYSCMOS}$	Input hysteresis CMOS	$0.05 \times V_{DDD}$	-	-		$V_{DD} < 4.5 V$
SID68A <sup>[4]</sup>	$V_{HYSCMOS5V5}$	Input hysteresis CMOS	200	-	-		$V_{DD} > 4.5 V$
SID69 <sup>[4]</sup>	$I_{DIODE}$	Current through protection diode to $V_{DD}/V_{SS}$	-	-	100	$\mu A$	-
SID69A <sup>[4]</sup>	$I_{TOT\_GPIO}$	Maximum total source or sink chip current	-	-	200	mA	-

**Notes**

 3.  $V_{IH}$  must not exceed  $V_{DDD} + 0.2 V$ .

4. Guaranteed by characterization.

## Electrical specifications

**Table 6 GPIO AC specifications**

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	–	12	ns	3.3 V V <sub>DDD</sub> , Load = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	–	12		3.3 V V <sub>DDD</sub> , Load = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	–	60	–	3.3 V V <sub>DDD</sub> , Load = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	–	60	–	3.3 V V <sub>DDD</sub> , Load = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO F <sub>OUT</sub> ; 3.3 V ≤ V <sub>DDD</sub> ≤ 5.5 V Fast strong mode	–	–	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V ≤ V <sub>DDD</sub> ≤ 3.3 V Fast strong mode	–	–	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO F <sub>OUT</sub> ; 3.3 V ≤ V <sub>DDD</sub> ≤ 5.5 V Slow strong mode	–	–	7		90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO F <sub>OUT</sub> ; 1.71 V ≤ V <sub>DDD</sub> ≤ 3.3 V Slow strong mode.	–	–	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V ≤ V <sub>DDD</sub> ≤ 5.5 V	–	–	48		90/10% V <sub>IO</sub>

**5.2.2 XRES**
**Table 7 XRES DC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	–	–	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	–	–	0.3 × V <sub>DDD</sub>		
SID79	R <sub>PULLUP</sub>	Pull-up resistor	–	60	–	kΩ	–
SID80	C <sub>IN</sub>	Input capacitance	–	–	7	pF	–
SID81 <sup>[5]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	–	100	–	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5 V
SID82	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	–	–	100	μA	–

**Note**

5. Guaranteed by characterization.

## Electrical specifications

**Table 8 XRES AC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID83 <sup>[5]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	1	–	–	μs	–
BID194 <sup>[5]</sup>	T <sub>RESETWAKE</sub>	Wake-up time from reset release	–	–	2.7	ms	–

**5.3 Analog peripherals****Table 9 Comparator DC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID84	V <sub>OFFSET1</sub>	Input offset voltage, Factory trim	–	–	±10	mV	–
SID85	V <sub>OFFSET2</sub>	Input offset voltage, Custom trim	–	–	±4		–
SID86	V <sub>HYST</sub>	Hysteresis when enabled	–	10	35		–
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	–	V <sub>DDD</sub> -0.1	V	Modes 1 and 2
SID247	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	–	V <sub>DDD</sub>		–
SID247A	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	–	V <sub>DDD</sub> -1.15		V <sub>DDD</sub> ≥ 2.2 V at -40 °C
SID88	C <sub>MRR</sub>	Common mode rejection ratio	50	–	–	dB	V <sub>DDD</sub> ≥ 2.7V
SID88A	C <sub>MRR</sub>	Common mode rejection ratio	42	–	–		V <sub>DDD</sub> ≤ 2.7V
SID89	I <sub>CMP1</sub>	Block current, normal mode	–	–	400	μA	–
SID248	I <sub>CMP2</sub>	Block current, low power mode	–	–	100		–
SID259	I <sub>CMP3</sub>	Block current in ultra low-power mode	–	6	28		V <sub>DDD</sub> ≥ 2.2 V at -40 °C
SID90	Z <sub>CMP</sub>	DC Input impedance of comparator	35	–	–	MΩ	–

**Table 10 Comparator AC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	–	38	110	ns	–
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	–	70	200		–
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	–	2.3	15	μs	V <sub>DDD</sub> ≥ 2.2 V at -40 °C

Electrical specifications

**5.3.1 CSD**

**Table 11 CSD and IDAC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details /conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	-	±50	mV	$V_{DD} > 2\text{ V}$ (with ripple), $25\text{ }^{\circ}\text{C } T_A$ , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	-	-	±25	mV	$V_{DD} > 1.75\text{ V}$ (with ripple), $25\text{ }^{\circ}\text{C } T_A$ , Parasitic Capacitance ( $C_p$ ) < 20 pF, Sensitivity $\geq 0.4\text{ pF}$
SID.CSD.BLK	ICSD	Maximum block current	-	-	4000	μA	Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator.
SID.CSD#15	VREF	Voltage reference for CSD and Comparator	0.6	1.2	$V_{DDA} - 0.6$	V	$V_{DDA} - 0.06$ or 4.4, whichever is lower
SID.CSD#15A	VREF_EXT	External voltage reference for CSD and Comparator	0.6		$V_{DDA} - 0.6$	V	$V_{DDA} - 0.06$ or 4.4, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	-	-	1750	μA	-
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	-	1750	μA	-
SID308	VCSD	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	-	$V_{DDA} - 0.6$	V	$V_{DDA} - 0.06$ or 4.4, whichever is lower
SID309	IDAC1DNL	DNL	-1	-	1	LSB	-
SID310	IDAC1INL	INL	-2	-	2	LSB	INL is ±5.5 LSB for $V_{DDA} < 2\text{ V}$
SID311	IDAC2DNL	DNL	-1	-	1	LSB	
SID312	IDAC2INL	INL	-2	-	2	LSB	INL is ±5.5 LSB for $V_{DDA} < 2\text{ V}$
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	-	-	Ratio	Capacitance range of 5 to 35 pF, 0.1-pF sensitivity. All use cases. $V_{DDA} > 2\text{ V}$ .
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2	-	5.4	μA	LSB = 37.5-nA typ.
SID314A	IDAC1CRT2	Output current of IDAC1(7 bits) in medium range	34	-	41	μA	LSB = 300-nA typ.
SID314B	IDAC1CRT3	Output current of IDAC1(7 bits) in high range	275	-	330	μA	LSB = 2.4-μA typ.



Electrical specifications

**Table 11 CSD and IDAC specifications** (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details /conditions
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8	–	10.5	µA	LSB = 75-nA typ.
SID314D	IDAC1CRT22	Output current of IDAC1(7 bits) in medium range, 2X mode	69	–	82	µA	LSB = 600-nA typ.
SID314E	IDAC1CRT32	Output current of IDAC1(7 bits) in high range, 2X mode	540	–	660	µA	LSB = 4.8-µA typ.
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2	–	5.4	µA	LSB = 37.5-nA typ.
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34	–	41	µA	LSB = 300-nA typ.
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	275	–	330	µA	LSB = 2.4-µA typ.
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8	–	10.5	µA	LSB = 75-nA typ.
SID315D	IDAC2CRT22	Output current of IDAC2(7 bits) in medium range, 2X mode	69	–	82	µA	LSB = 600-nA typ.
SID315E	IDAC2CRT32	Output current of IDAC2(7 bits) in high range, 2X mode	540	–	660	µA	LSB = 4.8-µA typ.
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8	–	10.5	µA	LSB = 37.5-nA typ.
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	–	82	µA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	–	660	µA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	–	–	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	–	–	±10	%	–
SID322	IDACMIS-MATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	–	–	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMIS-MATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	–	–	5.6	LSB	LSB = 300-nA typ.

## Electrical specifications

**Table 11** CSD and IDAC specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details /conditions
SID322B	IDACMIS-MATCH3	Mismatch between IDAC1 and IDAC2 in High mode	–	–	6.8	LSB	LSB = 2.4- $\mu$ A typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	–	–	10	$\mu$ s	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	–	–	10	$\mu$ s	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	–	2.2	–	nF	5-V rating, X7R or NP0 cap.

**Table 12 10-bit CAPSENSE™ ADC specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SIDA94	A_RES	Resolution	–	–	10	bits	Auto-zeroing is required every milli-second
SIDA95	A_CHNLS_S	Number of channels - single ended	–	–	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	–	–	–	Yes	–
SIDA98	A_GAINERR	Gain error	–	–	±2	%	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA99	A_OFFSET	Input offset voltage	–	–	3	mV	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA100	A_ISAR	Current consumption	–	–	0.25	mA	–
SIDA101	A_VINS	Input voltage range - single ended	$V_{SSA}$	–	$V_{DDA}$	V	–
SIDA103	A_INRES	Input resistance	–	2.2	–	K $\Omega$	–
SIDA104	A_INCAP	Input capacitance	–	20	–	pF	–
SIDA106	A_PSRR	Power supply rejection ratio	–	60	–	dB	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA107	A_TACQ	Sample acquisition time	–	1	–	$\mu$ s	–
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = $F_{hclk}/(2^{(N+2)})$ . Clock frequency = 48 MHz.	–	–	21.3	$\mu$ s	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = $F_{hclk}/(2^{(N+2)})$ . Clock frequency = 48 MHz.	–	–	85.3	$\mu$ s	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	–	61	–	dB	With 10-Hz input sine wave, external 2.4-V reference, $V_{REF}$ (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	–	–	22.4	kHz	8-bit resolution
SIDA111	A_INL	Integral non linearity. 1 ksps.	–	–	2	LSB	$V_{REF} = 2.4$ V or greater
SIDA112	A_DNL	Differential non linearity. 1 ksps.	–	–	1	LSB	–

## 5.4 Digital peripherals

### 5.4.1 Timer Counter Pulse-Width Modulator (TCPWM)

**Table 13 TCPWM specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	–	–	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	–	–	155		All modes (TCPWM)
SID.TCPWM.2 A	ITCPWM3	Block current consumption at 48 MHz	–	–	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	–	–	F <sub>c</sub>	MHz	F <sub>c</sub> max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/F <sub>c</sub>	–	–	ns	For all trigger events <sup>[6]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/F <sub>c</sub>	–	–		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5 A	TC <sub>RES</sub>	Resolution of counter	1/F <sub>c</sub>	–	–		Minimum time between successive counts
SID.TCPWM.5 B	PWM <sub>RES</sub>	PWM resolution	1/F <sub>c</sub>	–	–		Minimum pulse width of PWM Output
SID.TCPWM.5 C	Q <sub>RES</sub>	Quadrature inputs resolution	1/F <sub>c</sub>	–	–		Minimum pulse width between Quadrature phase inputs

### 5.4.2 I<sup>2</sup>C

**Table 14 Fixed I<sup>2</sup>C DC specifications<sup>[6]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	–	–	50	μA	–
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	–	–	135		–
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	–	–	310		–
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	–	–	1.4		–

**Table 15 Fixed I<sup>2</sup>C AC specifications<sup>[6]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID153	F <sub>I2C1</sub>	Bit rate	–	–	1	Msp/s	–

### Electrical specifications

**Table 16 SPI DC specifications<sup>[6]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID163	ISPI1	Block current consumption at 1 Mbps	–	–	360	μA	–
SID164	ISPI2	Block current consumption at 4 Mbps	–	–	560		–
SID165	ISPI3	Block current consumption at 8 Mbps	–	–	600		–

**Table 17 SPI AC specifications<sup>[6]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID166	FSPI	SPI operating frequency (Master; 6X Oversampling)	–	–	8	MHz	–

Fixed SPI Master Mode AC specifications

SID167	TDMO	MOSI valid after SClock driving edge	–	–	15	ns	–
SID168	TDSI	MISO valid before SClock capturing edge	20	–	–		Full clock, late MISO sampling
SID169	THMO	Previous MOSI data hold time	0	–	–		Referred to Slave capturing edge

Fixed SPI Slave Mode AC specifications

SID170	TDMI	MOSI valid before Sclock Capturing edge	40	–	–	ns	–
SID171	TDSO	MISO valid after Sclock driving edge	–	–	42 + 3* $T_{cpu}$		$T_{CPU} = 1/F_{CPU}$
SID171A	TDSO_EXT	MISO valid after Sclock driving edge in Ext. Clk mode	–	–	48		–
SID172	THSO	Previous MISO data hold time	0	–	–		–
SID172A	TSELSSCK	SSEL valid to first SCK Valid edge	–	–	100	ns	–

**Table 18 UART DC specifications<sup>[6]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID160	$I_{UART1}$	Block current consumption at 100 Kbps	–	–	55	μA	–
SID161	$I_{UART2}$	Block current consumption at 1000 Kbps	–	–	312	μA	–

**Table 19 UART AC specifications<sup>[6]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID162	$F_{UART}$	Bit rate	–	–	1	Mbps	–

**Note**

6. Guaranteed by characterization.

Electrical specifications

**Table 20 LCD Direct Drive DC specifications<sup>[6]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID154	I <sub>LCDLOW</sub>	Operating current in low power mode	–	5	–	μA	16 × 4 small segment disp. at 50 Hz
SID155	C <sub>LDCAP</sub>	LCD capacitance per segment/common driver	–	500	5000	pF	–
SID156	LCD <sub>OFFSET</sub>	Long-term segment offset	–	20	–	mV	–
SID157	I <sub>LCDOP1</sub>	LCD system operating current V <sub>bias</sub> = 5 V	–	2	–	mA	32 × 4 segments. 50 Hz. 25°C.
SID158	I <sub>LCDOP2</sub>	LCD system operating current V <sub>bias</sub> = 3.3 V	–	2	–		32 × 4 segments. 50 Hz. 25°C.

**Table 21 LCD Direct Drive AC specifications<sup>[7]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID159	F <sub>LCD</sub>	LCD frame rate	10	50	150	Hz	–

## 5.5 Memory

**Table 22 Flash DC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	–	5.5	V	–

## Electrical specifications

**Table 23** Flash AC specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID174	$T_{\text{ROWWRITE}}^{[8]}$	Row (block) write time (erase and program)	–	–	20	ms	Row (block) = 128 bytes
SID175	$T_{\text{ROWERASE}}^{[8]}$	Row erase time	–	–	16		–
SID176	$T_{\text{ROWPROGRAM}}^{[8]}$	Row program time after erase	–	–	4		–
SID178	$T_{\text{BULKERASE}}^{[8]}$	Bulk erase time (32 KB)	–	–	35		–
SID180 <sup>[9]</sup>	$T_{\text{DEVPROG}}^{[8]}$	Total device program time	–	–	7	Seconds	–
SID181 <sup>[9]</sup>	$F_{\text{END}}$	Flash endurance	100 K	–	–	Cycles	–
SID182 <sup>[9]</sup>	$F_{\text{RET}}$	Flash retention. $T_A \leq 55^\circ\text{C}$ , 100 K P/E cycles	20	–	–	Years	–
SID182A <sup>[9]</sup>		Flash retention. $T_A \leq 85^\circ\text{C}$ , 10 K P/E cycles	10	–	–		–
SID182B	$F_{\text{RETQ}}$	Flash retention. $T_A \leq 105^\circ\text{C}$ , 10 K P/E cycles with no more than 3 years at $T_A > 85^\circ\text{C}$	10	–	–		Guaranteed by design
SID256	TWS48	Number of Wait states at 48 MHz	2	–	–		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	–	–		CPU execution from Flash

**Notes**

7. Guaranteed by characterization.
8. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.
9. Guaranteed by characterization.

## 5.6 System resources

### 5.6.1 Power-on reset (POR)

**Table 24 Power-on reset (PRES)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.CLK#6	SR_POWER	Power supply slew rate	1	–	67	V/ms	On power-up and power-down
SID185 <sup>[10]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	–	1.5	V	–
SID186 <sup>[10]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	–	1.4		–

**Table 25 Brown-out detect (BOD) for V<sub>CCD</sub>**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID190 <sup>[10]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	–	1.62	V	–
SID192 <sup>[10]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	–	1.5		–

### 5.6.2 SWD Interface

**Table 26 SWD Interface specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID213	F_SWDCCLK1	$3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	14	MHz	SWDCLK $\leq$ 1/3 CPU clock frequency
SID214	F_SWDCCLK2	$1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	–	–	7		SWDCLK $\leq$ 1/3 CPU clock frequency
SID215 <sup>[10]</sup>	T_SWDI_ SETUP	$T = 1/f\text{ SWDCLK}$	$0.25 \cdot T$	–	–	ns	–
SID216 <sup>[10]</sup>	T_SWDI_ D	$T = 1/f\text{ SWDCLK}$	$0.25 \cdot T$	–	–		–
SID217 <sup>[10]</sup>	T_SWDO_ VALI D	$T = 1/f\text{ SWDCLK}$	–	–	$0.5 \cdot T$		–
SID217A <sup>[10]</sup>	T_SWDO_ D	$T = 1/f\text{ SWDCLK}$	1	–	–		–

**Note**

10. Guaranteed by characterization.



## Electrical specifications

### 5.6.3 Internal Main Oscillator

**Table 27 IMO DC specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	–	–	250	μA	–
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	–	–	180	μA	–

**Table 28 IMO AC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24, 32, and 48 MHz (trimmed)	–	–	±2	%	–
SID226	T <sub>STARTIMO</sub>	IMO startup time	–	–	7	μs	–
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	–	145	–	ps	–

### 5.6.4 Internal Low-Speed Oscillator

**Table 29 ILO DC specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID231 <sup>[11]</sup>	I <sub>ILO1</sub>	ILO operating current	–	0.3	1.05	μA	–

**Table 30 ILO AC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID234 <sup>[11]</sup>	T <sub>STARTILO1</sub>	ILO startup time	–	–	2	ms	–
SID236 <sup>[11]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	–
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	–

**Table 31 Watch Crystal Oscillator (WCO) specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID398	FWCO	Crystal frequency	–	32.768	–	kHz	–
SID399	FTOL	Frequency tolerance	–	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	–	50	–	kΩ	–
SID401	PD	Drive level	–	–	1	μW	–
SID402	TSTART	Startup time	–	–	500	ms	–
SID403	CL	Crystal load capacitance	6	–	12.5	pF	–
SID404	C0	Crystal shunt capacitance	–	1.35	–	pF	–
SID405	IWCO1	Operating current (high power mode)	–	–	8	μA	–
SID406	IWCO2	Operating current (low power mode)	–	–	1	μA	–

**Table 32 External clock specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID305 <sup>[11]</sup>	ExtClkFreq	External clock input frequency	0	–	48	MHz	–
SID306 <sup>[11]</sup>	ExtClkDuty	Duty cycle; measured at $V_{DD/2}$	45	–	55	%	–

**Table 33 Block specs**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID262 <sup>[11]</sup>	$T_{CLKSWITCH}$	System clock source switching time	3	–	4	Periods	–

**Table 34 Smart I/O Pass-through time (Delay in Bypass Mode)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details /conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in bypass mode	–	–	1.6	ns	–

**Note**

11. Guaranteed by characterization.

## 6 Ordering information

**Table 35** lists the Automotive PSoC™ 4000S part numbers and features.

**Table 35 Automotive PSoC™ 4000S ordering information**

Category	MPN	Features										Packages		Operating temperature		
		Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CSD	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	GPIO	24-Pin QFN	28-Pin SSOP	-40 to +85 °C	-40 to +105 °C	-40 to +125 °C
4024	CY8C4024LQA-S411	24	16	2	0	1	0	2	5	2	19	X	-	X	-	-
	CY8C4024LQS-S411	24	16	2	0	1	0	2	5	2	19	X	-	-	X	-
	CY8C4024PVA-S412	24	16	2	0	1	0	2	5	2	24	-	X	X	-	-
	CY8C4024PVS-S412	24	16	2	0	1	0	2	5	2	24	-	X	-	X	-
4025	CY8C4025LQA-S411	24	32	4	0	1	0	2	5	2	19	X	-	X	-	-
	CY8C4025LQS-S411	24	32	4	0	1	0	2	5	2	19	X	-	-	X	-
	CY8C4025PVA-S412	24	32	4	0	1	0	2	5	2	24	-	X	X	-	-
	CY8C4025PVS-S412	24	32	4	0	1	0	2	5	2	24	-	X	-	X	-
4045	CY8C4045LQA-S411	48	32	4	0	1	0	2	5	2	19	X	-	X	-	-
	CY8C4045LQS-S411	48	32	4	0	1	0	2	5	2	19	X	-	-	X	-
	CY8C4045PVA-S412	48	32	4	0	1	0	2	5	2	24	-	X	X	-	-
	CY8C4045PVS-S412	48	32	4	0	1	0	2	5	2	24	-	X	-	X	-

# Automotive PSoC™ 4: PSoC™ 4000S family

## Based on Arm® Cortex®-M0+ CPU




### Ordering information

The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress (an Infineon company) prefix		-
4	Architecture	4	PSoC™ 4
A	Family	0	4000 Family
B	CPU speed	2	24 MHz
		4	48 MHz
C	Flash capacity	4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package code	LQ/LD	QFN
		PV	SSOP
F	Temperature range	I	Industrial
		A	Automotive (AEC-Q100: -40°C to +85°C)
		S	Automotive (AEC-Q100: -40°C to +105°C)
		E	Automotive (AEC-Q100: -40°C to +125°C)
S	Silicon family	S	PSoC™ 4A-S1, PSoC™ 4A-S2
		M	PSoC™ 4A-M
		L	PSoC™ 4A-L
		BL	PSoC™ 4A-BLE
XYZ	Attributes code	000-999	Code of feature set in the specific family
XX	Fab/Assembly location	Non KA	Initial Assembly location
		Blank	

The following is an example of a part number:



## 7 Packaging

The Automotive PSoC™ 4000S will be offered in 24-QFN and 28-SSOP packages.

**Table 36** provides the package dimensions and Infineon drawing numbers.

**Table 36 Package list**

Spec ID	Package	Description	Package drawing
BID34	24-pin QFN	4 × 4 × 0.6 mm height, 2.75 × 2.75 mm EPAD (Sawn)	002-18982
BID28	28-pin SSOP	210 Mils O28.21	51-85079

**Table 37 Package thermal characteristics**

Parameter	Description	Package	Conditions	Min	Typ	Max	Unit
T <sub>A</sub>	Operating ambient temperature		For A-grade devices	-40	25	85	°C
			For S-grade devices	-40	25	105	
T <sub>J</sub>	Operating junction temperature		For A-grade devices	-40	-	100	°C
			For S-grade devices	-40	-	120	
T <sub>JA</sub>	Package θ <sub>JA</sub>	24-pin QFN		-	21.7	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub>	24-pin QFN		-	5.6	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub>	28-pin SSOP		-	66.58	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub>	28-pin SSOP		-	46.28	-	°C/Watt


**Table 38 Solder reflow peak temperature**

Package	Maximum peak temperature	Maximum time at peak temperature
All	260°C	30 seconds

**Table 39 Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-020**

Package	MSL
All	MSL 3


## 7.1 Package diagrams



**Figure 4 24-pin QFN package outline (PG-VQFN-24)**

Packaging

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.



**Figure 5    28-pin SSOP package outline (PG-SSOP-28)**

## 8 Acronyms

**Table 40 Acronyms used in this document**

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint



## Acronyms

**Table 40** Acronyms used in this document (continued)

Acronym	Description
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC™ pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array

## Acronyms

**Table 40** Acronyms used in this document (continued)

Acronym	Description
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC™	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block

Acronyms

**Table 40** Acronyms used in this document *(continued)*

<b>Acronym</b>	<b>Description</b>
USB	Universal Serial Bus
USBIO	USB input/output, PSoC™ pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

## 9 Document conventions

### 9.1 Units of measure

**Table 41** Units of measure

Symbol	Unit of measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
W	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

## Revision history

Document revision	Date	Description of changes
**	2017-01-13	New datasheet
*A	2017-03-06	Corrected 28-pin SSOP pin details in <a href="#">Table 1</a> .
*B	2017-10-05	Updated <a href="#">Automotive PSoC™ 4: PSoC™ 4000S family</a> , <a href="#">Features</a> , <a href="#">Timer/Counter/PWM (TCPWM) Block</a> , <a href="#">Ordering information</a> , and <a href="#">Packaging</a> . Updated <a href="#">Table 1</a> .
*C	2018-02-22	Replaced Spec 002-18982 in <a href="#">Figure 4. 24-pin QFN package outline (PG-VQFN-24)</a> .
*D	2018-06-21	Updated Details/Conditions in <a href="#">DC specifications</a> . Removed SID182B. Updated 24-pin QFN package diagram.
*E	2020-11-13	Updated I2C mode speed to 1 Mbps (Fast Mode Plus). Updated VDD and VSS pin notes in <a href="#">Pinouts</a> . Updated <a href="#">Power</a> . Updated SID.CLK#6 parameter. Added SID182B Added tape and reel to ordering code definition. Refer to Product Information Notice #6965423.
*F	2021-06-25	Updated <a href="#">Features</a> , <a href="#">Alternate pin functions</a> , and <a href="#">Ordering information</a> . Added <a href="#">Table 2</a> . Added package diagrams <a href="#">Figure</a> and <a href="#">Figure</a> . Updated Copyright information.
*G	2023-01-27	Updated <a href="#">Ordering information</a> . Converted to Infineon template
*H	2023-03-20	Updated <a href="#">Ordering information</a> .
*I	2023-09-05	Removed 40-QFN and 48-QFN in <a href="#">Table 2</a> . Removed 40-QFN and 48-QFN in <a href="#">Table 35</a> .

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2023-09-05**

**Published by**

**Infineon Technologies AG  
81726 Munich, Germany**

**© 2023 Infineon Technologies AG.  
All Rights Reserved.**

**Do you have a question about this document?**

**Email:**

[erratum@infineon.com](mailto:erratum@infineon.com)

**Document reference**

**002-18381 Rev. \*I**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.