

EiceDRIVER™ 1EDNx550 high-side and low-side non-isolated gate driver IC

Application examples and layout guidelines

About this document

Scope and purpose

This document describes applications and design guidelines for the **EiceDRIVER™ 1EDNx550** family of non-isolated gate drivers with Truly Differential Inputs (TDI). The TDI input stage provides excellent Common-Mode Robustness (CMR) and eliminates the risk of false triggering. As a result, the EiceDRIVER™ 1EDNx550 is suitable for:

- Four-pin Kelvin-source MOSFETs in boost PFCs
- Low-side driving in scenarios with high PCB parasitic inductances (e.g., control system and power system placed on different PCBs)
- High-side and low-side driving in half-bridges with no isolation requirements
- Driving superjunction and SiC MOSFETs, GaN HEMTs

Chapter 1 introduces EiceDRIVER™ 1EDNx550 and the guidelines to select the proper input resistor value, tolerance and form factors to configure the CMR. Chapter 2 describes the target applications of the EiceDRIVER™ 1EDNx550 and shows some practical examples of its use. Chapter 3 describes PCB layout effects on the CMR and provides reference layouts to achieve optimal performance.

Intended audience

This document is targeted at design engineers, application engineers and component verification engineers who wish to evaluate SMPS performance using EiceDRIVER™ 1EDNx550. The aim of this application note is to provide layout guidelines and application examples.

Table of contents

Table of contents

About this document	1
Table of contents	2
1 Introduction	3
1.1 Input resistor dimensioning.....	5
2 Typical applications	6
2.1 Driving four-pin Kelvin-source MOSFETs in boost PFCs	6
2.2 Driving MOSFETs with high PCB parasitic inductance.....	8
2.3 Driving half-bridges or high-side switches	9
3 PCB layout considerations and guidelines	11
3.1 Effect of PCB parasitics on TDI input stage	11
3.1.1 Typical configuration of EiceDRIVER™ 1EDNx550	11
3.1.2 Full TDI input stage circuit model including PCB parasitics.....	11
3.1.3 Effect of input PCB parasitic capacitances C_{P+} and C_P	13
3.2 Common layout issues with EiceDRIVER™ 1EDNx550.....	16
3.3 Layout guidelines	17
4 List of abbreviations	19
5 References	20
Revision history	21

Introduction

1 Introduction

The output state of a gate driver IC is determined by the PWM input voltage V_{IN} , with respect to its input logic thresholds. For instance, for a conventional gate driver IC with TTL inputs, the input logic thresholds are:

- $V_{IN_LH} = 2\text{ V}$ → TTL on-state for $V_{IN} \geq V_{IN_LH}$
- $V_{IN_HL} = 0.8\text{ V}$ → TTL off-state for $V_{IN} \leq V_{IN_HL}$

where the control PWM signal V_{IN} is single-ended and referenced to system ground, as shown in **Figure 1**.

If high di/dt transients and relatively high parasitic series inductance (e.g., long PCB traces) are present in the ground loop, having a single-ended PWM input signal can affect the correct operation of the driver. Indeed, even if the driver and the controller ground potentials are theoretically the same (i.e., the same net on the PCB), di/dt transients on the ground parasitic inductance can generate voltage shifts between the ground pins of the driver and the controller. This affects the ground reference potential, and consequently the input thresholds and the interpretation of the V_{IN} input signal, leading to unpredictable behavior of the output and impacting the overall system reliability.

The EiceDRIVER™ 1EDNx550 gate driver IC is designed to handle this problem (see **Figure 1**) as the Truly Differential Input (TDI) stage is driven by the differential PWM signal ΔV_{Rin} between the input pins IN+ and IN- independent of the ground potential. The input state detection is then independent of the driver ground, and consequently the output state is immune to any voltage shift between the driver and the controller ground pins. Ground shifts up to $\pm 200\text{ V DC}$ and $\pm 400\text{ V AC}$ can be achieved with EiceDRIVER™ 1EDNx550.




Figure 1 Conventional non-isolated gate driver IC vs. EiceDRIVER™ 1EDNx550 with TDI input stage

Figure 2 shows a typical connection, where the IN- pin is connected to the controller GND (net IN_N) via the input resistor R_{IN-} , and the IN+ pin is connected to controller PWM output (net IN_P) via the input resistor R_{IN+} .

The two input resistors R_{IN+} and R_{IN-} are mandatory for proper operation of the EiceDRIVER™ 1EDNx550, as they enable rejection of the common-mode voltage and scale the PWM voltage as shown in **Figure 3**.




Figure 2 Schematic example of EiceDRIVER™ 1EDNx550

Introduction

The choice of the input resistors R_{IN+} and R_{IN-} can be made according to Section 1.1.




Figure 3 TDI input stage of the EiceDRIVER™ 1EDNx550 gate driver IC

EiceDRIVER™ 1EDNx550 offers a hysteresis window of 0.2 V for the input voltage ΔV_{Rin} between the nets IN_p and IN_n , and the operating input thresholds for the TDI driver are:

- $\Delta V_{Rin_LH} = 1.7\text{ V}$ → TDI on-state for $\Delta V_{Rin} \geq \Delta V_{Rin_LH}$
- $\Delta V_{Rin_HL} = 1.5\text{ V}$ → TDI off-state for $\Delta V_{Rin} \leq \Delta V_{Rin_LH}$

The capability of the EiceDRIVER™ 1EDNx550 to withstand AC ground shifts is shown in **Figure 4**. An Infineon evaluation board generating AC ground shifts up to 108 V has been used to test the driver.




Figure 4 Waveforms showing the AC ground shift robustness of the EiceDRIVER™ 1EDNx550;
Red: AC voltage shift between the driver ground and the controller ground
Green: PWM input signal ΔV_{Rin}
Blue: Gate driver output signal

Introduction

1.1 Input resistor dimensioning

The Common-Mode Robustness (CMR) shall be configured using **Table 1**. Depending on the controller PWM voltage V_{Rin} and the required ground shift robustness, the following three parameters have to be chosen for R_{IN+} and R_{IN-} :

- Resistance value
- Tolerance
- Form factor

First identify the PWM voltage in high state (usually equal to the controller supply voltage V_{DD} or the I/O bank reference voltage), then estimate the highest static and dynamic common-mode shifts expected in the application, and eventually the three parameters above can be chosen for R_{IN+} and R_{IN-} .

Table 1 Input resistor configuration look-up table

Controller PWM output voltage	R_{IN+} and R_{IN-} configuration			Ground shift robustness	
	Value	Tolerance	Form factor**	CMR static*	CMR dynamic
2.5 V	24 k Ω	1%	≥ 0402	-30 V / +30 V	± 150 V
		0.1%	≥ 0603	-54 V / +63 V	± 150 V
3.3 V	33 k Ω	1%	≥ 0402	-40 V / +40 V	± 150 V
		0.1%	≥ 0603	-72 V / +84 V	± 150 V
5 V	51 k Ω	1%	≥ 0603	-60 V / +60 V	± 150 V
		0.1%	≥ 0805	-108 V / +126 V	± 200 V
12 V	127 k Ω	1%	≥ 0805	-140 V / +140 V	± 200 V
		1%	≥ 1206	-140 V / +140 V	± 400 V
		0.1%	≥ 1206	-200 V / +200 V	± 400 V
15 V	160 k Ω	1%	≥ 0805	-150 V / +150 V	± 200 V
		1%	≥ 1206	-175 V / +175 V	± 400 V
		0.1%	≥ 1206	-200 V / +200 V	± 400 V

* Driver ground to system ground

** Please check PMW signal duty cycle and resistor power rating

Typical applications

2 Typical applications

2.1 Driving four-pin Kelvin-source MOSFETs in boost PFCs

In a typical TO-220/247 package the parasitic source inductance is in the range of ≈ 10 nH. This parasitic inductance is in series with the gate loop and negatively influences the performances as it increases the turn-on switching losses and causes ringing on the MOSFET source terminal. For this reason, in power supplies targeting the best-in-class efficiencies, four-pin CoolMOST™ devices are employed to minimize the parasitic source inductance on the gate driving loop. Four-pin CoolMOST™ devices have an additional Kelvin-source terminal, which is characterized by low parasitic series inductance and is used as reference source for the driving circuit.

Driving four-pin CoolMOST™ devices requires a circuit capable of handling the offset between the Kelvin-source potential and the ground voltage of the controller. The voltage shift occurs during the switching phase, when the source parasitic inductance in **Figure 5** experiences an abrupt change of the drain current. The system ground voltage then resonates, creating an AC shift on the driver ground, which can affect the input PWM signal.

To overcome this ground shifting problem and drive four-pin CoolMOST™ devices, isolated gate driver ICs are commonly used. In **Figure 5** this configuration is shown: GND1 is the PWM reference voltage (and the controller GND), GND2 is connected to the Kelvin-source potential. The input signal is processed by the driver primary side and proper operation of the driver is ensured by connecting the primary ground GND1 to the controller ground.




Figure 5 Isolated gate driver IC driving a four-pin CoolMOST™

However, isolated gate driver ICs are an over-specified solution to drive four-pin CoolMOST™ devices because their integrated galvanic isolation is capable of handling hundreds or even thousands of volts. EiceDRIVER™ 1EDNx550 is a smaller and cheaper alternative to galvanically isolated gate driver ICs, as it offers good enough common-mode robustness to drive four-pin CoolMOST™ devices.

A typical configuration to drive four-pin MOSFETs with EiceDRIVER™ 1EDNx550 is shown in **Figure 6**. The ground pin of EiceDRIVER™ 1EDNx550 is connected to the Kelvin-source terminal of the four-pin MOSFET, and the controller PWM signal and ground are connected respectively to the IN+ and IN- pins of the driver through the input resistors R_{IN+} and R_{IN-} . This allows the differential input stage to handle the AC ground shift generated by the switching of four-pin CoolMOST™ devices. This is also valid for any other four-pin device such as CoolSiC™ MOSFETS.

Typical applications




Figure 6 EiceDRIVER™ 1EDNx550 driving a four-pin CoolMOS™

In a PFC-boost application with four-pin MOSFETs, the EiceDRIVER™ 1EDNx550 is a low-cost driving solution compared to the isolated driver: it is realized with a single die, and available in smaller SOT23-6 package (2.8x2.9mm body size) compared to the SOIC8 package available for isolated drivers (5x6 mm body size).

EiceDRIVER™ 1EDNx550 driving a four-pin CoolMOS™ has been tested using the 2.5 kW PFC-boost evaluation board from Infineon EVAL_2.5KW_CCM_4PIN [3] (Figure 7).




Figure 7 EiceDRIVER™ 1EDN7550B driving a four-pin CoolMOS™ in the 2.5 kW PFC evaluation board [3]; four-pin CoolMOS™ highlighted in yellow, EiceDRIVER™ 1EDN7550B in red

Typical applications

2.2 Driving MOSFETs with high PCB parasitic inductance

Series parasitic inductance in the ground loop can be due to the MOSFET’s package (e.g., pin leads), the PCB (e.g., trace stray inductances, power stage and controller on different boards, etc.), or both. In these cases, a sudden change in the drain current of the MOSFET or in the ground return current can result in voltage spikes or ringings due to the ground parasitic inductance (see **Figure 8**). Consequently, an AC voltage difference appears between the controller ground and the gate driver ground, which can affect the PWM input signal and cause retriggering of the driver.




Figure 8 Conventional non-isolated gate driver IC in a boost stage

EiceDRIVER™ 1EDNx550 provides a robust solution in applications with high stray inductances in the ground loop. **Figure 9** shows how to connect this gate driver to handle the ground shift and properly drive the MOSFET.




Figure 9 EiceDRIVER™ 1EDNx550 driving in a boost stage with high stray inductance on the PCB

The use of the EiceDRIVER™ 1EDNx550 is therefore recommended in circuits with high stray inductances on the PCB, as for example in:

1. Long PWM signal traces from the controller to the driver IC
2. Control IC and driver on different PCBs
3. Single-layer PCBs
4. Un-optimized or complex PCB layouts
5. TO-220 and TO-247 power switches with long leads

Typical applications

2.3 Driving half-bridges or high-side switches

The DC ground shifting capability of the EiceDRIVER™ 1EDN550 can be also used to drive high-side switches. Considering a generic high-side driving circuit, if the voltage difference between the high-side driver ground and the respective PWM input voltage does not exceed the CMR limits configured with [Table 1](#), the EiceDRIVER™ 1EDN550 can drive the high-side switch.

A half-bridge use case example is shown in [Figure 10](#). In this case, a DC offset equal to V_{BULK} occurs between the ground of the high-side driver (i.e., the switching node) and the controller PWM and ground signals. As long as the V_{BULK} voltage is below the configured CMR static value, driving the high-side switch is possible with the EiceDRIVER™ 1EDN550.

According to [Table 1](#), floating driver ground up to 84 V can be achieved with a 3.3 V PWM input signal. In case of different PWM input voltage levels, DC or AC noise ground shift robustness, the input resistors R_{IN+} and R_{IN-} shall be selected according to Section 1.1 and [Table 1](#) (e.g., 126 V maximum bus voltage is possible with 5 V PWM signal; 200 V maximum bus voltage with 12 V or 15 V PWM signal).




Figure 10 EiceDRIVER™ 1EDN550-based driving of the high-side MOSFET in a half-bridge converter

Other application examples where high-side driving with EiceDRIVER™ 1EDN550 is possible are synchronous buck converters, full-bridge converters and high-side switches in switched capacitor topologies.

In any case the maximum ground shift shall not exceed the CMR static value reported in [Table 1](#).

The functionality of the EiceDRIVER™ 1EDN550 as a high-side driver has been tested on the half-bridge buck converter evaluation board EVAL_HB_BC_1EDN8550B [4] with 48 V input, as shown in [Figure 11](#). This evaluation board enables testing of the EiceDRIVER™ 1EDN550 common-mode robustness against DC ground shifts, and different AC ground shift scenarios.

Typical applications




Figure 11 Top view of the EVAL_HB_BC_1EDN8550B buck converter evaluation board [4]; EiceDRIVER™ 1EDN8550B used to drive the half-bridge highlighted in yellow, low-side and high-side MOSFETs highlighted in red

The high-side driver capability of the EiceDRIVER™ 1EDNx550 is demonstrated by the half-bridge waveforms in [Figure 12](#).




Figure 12 DC ground shift robustness of the EiceDRIVER™ 1EDN8550 driver in the EVAL_HB_BC_1EDN8550B evaluation board [4].
 Green: low-side PWM signal; Yellow: low-side Vgs voltage
 Magenta: half-bridge switching node voltage; Cyan: inductor current

PCB layout considerations and guidelines

3 PCB layout considerations and guidelines

The layout of a fast-switching power system has a strong influence on the overall performance and its design is critical. EiceDRIVER™ 1EDNx550 with TDI is the best solution to overcome the effects of parasitics in the ground loop; however, it requires special care while routing the input signals.

This chapter provides a comprehensive overview of the effects of PCB nonidealities on the input stage of EiceDRIVER™ 1EDNx550, together with guidelines to achieve an optimized and noise-immune layout.

3.1 Effect of PCB parasitics on TDI input stage

3.1.1 Typical configuration of EiceDRIVER™ 1EDNx550

Figure 13 shows a typical use case example where the EiceDRIVER™ 1EDNx550 drives a low-side MOSFET. The controller nodes IN_P and IN_N are assumed to be routed as a differential pair from the controller to the gate driver IC. If the routing of the PWM differential couple IN_P/IN_N is optimal, any noise source applied to the differential couple will result in a common-mode noise. This allows the PWM differential signal to be theoretically immune against any coupled noise source or ground voltage bouncing.




Figure 13 EiceDRIVER™ 1EDNx550 typical configuration with long PWM wires to drive a MOSFET

However, if the input signals IN_P and IN_N of the EiceDriver™ 1EDNx550 are not routed properly, this could lead to lower CMR performances or false triggering problems. To overcome these common issues, two key points should be kept in mind when designing with the EiceDRIVER™ 1EDNx550:

- 1) Input resistors R_{IN-} and R_{IN+} are mandatory for the proper operation of the TDI gate driver IC;
- 2) Asymmetric or improper layout of the input resistors R_{IN-} and R_{IN+} could lead to uncontrolled PCB parasitic capacitances, which couple the input pins to noise sources and can reduce the overall SNR of the input signal.

Paying attention to points 1) and 2) by following Table 1 and the layout guidelines provided in the datasheet, already allows to reach optimal performance. The theoretical analysis presented in this chapter complements the layout guidance with a full input circuit model to better understand the impact of layout on overall performance.

3.1.2 Full TDI input stage circuit model including PCB parasitics

The two key points presented in Section 3.1.1 can be quantitatively analyzed by means of the full equivalent circuit presented in Figure 14, which introduces PCB parasitic capacitances C_{P+} and C_{P-} to the model already shown in Figure 3.

PCB layout considerations and guidelines




Figure 14 EiceDRIVER™ 1EDNx550: equivalent circuit model for the input signal

In **Figure 14** a single-ended PWM signal with amplitude V_{DD} is generated from the controller and is routed as a differential pair IN_P/IN_N (i.e., traces close together) from the controller to the input resistors R_{IN+} and R_{IN-} . The two input resistors shall be placed as close as possible to the gate driver IC.

At this point, R_{IN-} and R_{IN+} and the TDI stage internal resistances R_{IC1} and R_{IC2} act as a resistor divider and scale down the ΔV_{Rin} voltage by a factor k , to meet the IC input specs at pins $IN+$ and $IN-$.

$$\Delta V_{IN,IC} = \frac{\Delta V_{Rin}}{k} = \Delta V_{Rin} \cdot \frac{2R_{IC2}}{2R_{IC1} + 2R_{IC2} + R_{IN+} + R_{IN-}} \quad [1]$$

After one further scaling, the resulting signal ΔV_{trg} downstream in the analog chain is applied to a Schmitt trigger.¹ **Table 2** describes each component represented in the model.

Table 2 Description of the components represented in the equivalent circuit model of Figure 14


Components	Description
R_{IC1} , R_{IC2} and C_{IC}	On-chip trimmed passive components inside the gate driver IC
R_{IN+} and R_{IN-}	Mandatory SMD input resistors. They shall be placed as close as possible to the gate driver IC
C_{S+} and C_{S-} (50 fF to 100 fF range)	Parasitic capacitances of SMD resistors R_{IN+} and R_{IN-} respectively
C_{P+} (100 fF to 10 pF range)	Parasitic capacitance that models PCB couplings between the input net connected to $IN+$ and a generic adjacent net #NetA. Coupling is modeled through the equivalent noise voltage source V_{n+}
C_{P-} (100 fF to 10 pF range)	Parasitic capacitance that models PCB couplings between the input net connected to $IN-$ and a generic adjacent net #NetB. Coupling is modeled through the equivalent noise voltage source V_{n-}

Figure 15 and **Figure 16** show the reasons behind the parasitic capacitances C_{P+} and C_{P-} in the layout.²

¹ According to Equation [1] and **Figure 14**, the peak-to-peak voltage of $\Delta V_{IN,IC}$ between pins $IN+$ and $IN-$ is V_{DD}/k . It is important to notice that, since k is greater than 1 (e.g., $k = 12$ for $R_{IN-} = R_{IN+} = 33 \text{ k}\Omega$), signal $\Delta V_{IN,IC}$ is the most sensitive to noise. This already suggests placing R_{IN-} and R_{IN+} as close as possible to the gate driver IC.

² C_{P+} and C_{P-} must be calculated considering the contributions coming from all the PCB layers. In this specific case: $C_{P+} = C_{P1+} + C_{P2+}$ and $C_{P-} = C_{P1-} + C_{P2-}$.

PCB layout considerations and guidelines




Example of non-optimal layout with unwanted couplings on the PCB

Do not use this layout as a design guide

LAYER 1 – TOP

Figure 15 Example of non-optimal layout with unwanted couplings on PCB (only Layer 1 contributions are shown); IN+ is coupled to a generic adjacent #NetA, IN- is coupled to a generic adjacent #NetB



Example of non-optimal layout with unwanted couplings on the PCB

Do not use this layout as a design guide

**3D VIEW
 LAYER 1 + LAYER 2**

Figure 16 Example of non-optimal layout with unwanted couplings on the PCB (only Layer 1 to Layer 2 contributions are shown); IN+ and IN- on Layer 1 are coupled to a generic adjacent net on Layer 2

According to the model in **Figure 14**, the $\Delta V_{IN,IC}$ voltage and the associated IN+ and IN- nets are the most critical from the noise perspective. This confirms that layout symmetry and PCB parasitics C_{p+} and C_{p-} must be kept under control during routing: keeping IN+ and IN- input traces symmetrical and avoiding capacitive coupling to any switching or noisy net is fundamental to achieve optimal performances and CMR levels listed in **Table 1**.

3.1.3 Effect of input PCB parasitic capacitances C_{p+} and C_{p-} .

Due to the voltage scaling $\Delta V_{IN,IC} = \Delta V_{Rin}/k$ (see Section 3.1.2), the two nets IN+ and IN- highlighted in green in **Figure 17** are the most noise-sensitive as they have lower signal amplitude compared to the original PWM

PCB layout considerations and guidelines

signal. For example, in case of $R_{IN-} = R_{IN+} = 33\text{ k}\Omega$ the PWM signal amplitude V_{DD} is reduced by a factor $k = 12$. Furthermore, any asymmetry in the layout related to $IN+$ and $IN-$ leads to $C_P/C_N \neq 1$ and eventually common-mode noise or disturbances can be translated into differential-mode ones that affect the driver input $\Delta V_{IN,IC}$.





Figure 17 Layer 1 layout example; $IN+$ and $IN-$ noise-sensitive nets are highlighted in green

Consequently, it is important from a layout perspective to ensure for the nets $IN+$ and $IN-$:

- 1) Symmetrical layout (i.e., $C_{P+}/C_{P-} = 1$, see [Figure 18](#) and [Figure 19](#) for layout symmetry criteria)
- 2) Keep switching or noisy nets away from $IN+$ and $IN-$ as they couple either to $IN-$ or $IN+$, directly affecting the differential PWM signal
- 3) Minimize C_{P+} and C_{P-} by placing resistors R_{IN+} and R_{IN-} as close as possible to the gate driver IC. The lower C_{P+} and C_{P-} , the lower the effect of V_{n+} and V_{n-} (see [Figure 14](#)) on the input signal

Common layout issues and design guidelines to optimize the performances of EiceDRIVER™ 1EDNx550 are addressed in Section 3.2.


PCB layout considerations and guidelines



Layout example for description purposes.

Reference layouts are shown in Section 3.3

Figure 18 Example of symmetric IN+, IN- and reference plane on outer layer (e.g., Layer 1); component outlines are referred to the same layer



Layout example for description purposes.

Reference layouts are shown in Section 3.3

Figure 19 Example of symmetric IN+, IN- and reference plane on first inner layer (e.g., Layer 2); component outlines are referred to the external layer (e.g., Layer 1)

PCB layout considerations and guidelines

3.2 Common layout issues with EiceDRIVER™ 1EDNx550

As explained in Section 3.1, the following conditions should be ensured to avoid improper operation of the EiceDRIVER™ 1EDNx550:

- 1) Symmetrical layout (i.e., $C_{P+}/C_{P-} = 1$, see example in [Figure 18](#) and [Figure 19](#)).
- 2) Keep switching or noisy nets away from IN+ and IN- as they couple either IN- or IN+, directly affecting the differential PWM signal.
- 3) Minimize C_{P+} and C_{P-} by placing resistors R_{IN+} and R_{IN-} as close as possible to the gate driver IC. The lower C_{P+} and C_{P-} , the lower the effect of V_{n+} and V_{n-} (see [Figure 14](#)) on the input signal.

[Table 3](#) addresses the common layout issues when designing with EiceDRIVER™ 1EDNx550, and links them to the respective potential solution.

Table 3 Common layout issues when designing with EiceDriver™ 1EDNx550 and solutions

Problem/Effect	Possible layout reason	Solution
Sub-optimal CMR performances	Wrong or misplaced resistors Wrong resistor type (either value, tolerance or form factor) or wrong resistor placement	Check if resistors' value, tolerance and form factor are chosen according to Table 1 . Ensure that resistors are both placed close to the gate driver IC according to design guidelines provided in Section 3.3.
	Asymmetric layout IN+ and IN- nets are not symmetrical or the reference plane of IN+ and IN- (i.e., driver ground) is not symmetrical	Check layout and routing of IN+, IN- and surrounding nets. Shield IN+ and IN- nets with planes connected to driver ground. Always ensure symmetry of IN+, IN- and shielding plane(s). An example of symmetrical layout is shown in Figure 18 and Figure 19 , with IN+ and IN- also shielded by the driver ground of EiceDRIVER™ 1EDNx550.
Unwanted retriggering of the output	Wrong or misplaced resistors Wrong resistor type (either value, tolerance or form factor) or wrong resistor placement	Check if resistors' value, tolerance and form factor are chosen according to Table 1 . Ensure that resistors are both placed close to the gate driver IC according to design guidelines provided in Section 3.3.
	Cross-coupling at input pins Noisy or switching nets are coupled to the input pins IN+ and IN- through PCB parasitic capacitances	Check layout and routing of IN+, IN- and surrounding nets. Shield IN+ and IN- nets with planes connected to driver ground. Always ensure symmetry of IN+, IN- and shielding plane(s). An example of symmetrical layout is shown in Figure 18 and Figure 19 , with IN+ and IN- also shielded by the driver ground of EiceDRIVER™ 1EDNx550.
Asymmetric layout IN+ and IN- nets are not symmetrical or the reference plane of IN+ and IN- (i.e., driver ground) is not symmetrical		

PCB layout considerations and guidelines

3.3 Layout guidelines

Layout guidelines can be restricted to the following:

- Place input resistors R_{IN+} and R_{IN-} as close as possible to the driver, ideally in front of the input pins IN+ and IN- to minimize PCB parasitic capacitances.
- Make a symmetrical routing of the input traces IN+ and IN- with respect to the IC body (see Section 3.1.3).
- Shield the input traces IN+ and IN- with the driver ground on the outer layer and first inner layer (if applicable – see Section 3.1.3).
- Use a low-ESR decoupling capacitance for the V_{DD} supply and place it as close as possible to the driver.
- Minimize power loop inductance, as the most critical limitation of switching speed due to the resulting unavoidable voltage overshoots.

Layout recommendations for the input path of the SOT23-6 package version is given in [Figure 20](#).

Layout recommendations for the TSNP-6 package with 0603 and 0402 form factor resistors are given in [Figure 21](#) and [Figure 22](#) respectively.




Figure 20 Layout recommendation for SOT23-6 package (component layer); shielding with driver ground net is recommended on inner layer below IN+ and IN-, whenever possible

PCB layout considerations and guidelines




Figure 21 Layout recommendation for TSNP-6 package with SMD resistor 0603




Figure 22 Layout recommendation for TSNP-6 package with SMD resistor 0402

List of abbreviations

4 List of abbreviations

Table 4 List of abbreviations

Acronym	Description
CMR	Common-Mode Robustness
CMRR	Common-Mode Rejection Ratio
ESD	Electrostatic Discharge
ESR	Equivalent Series Capacitance
GND	Ground
GaN	Gallium Nitride
LPF	Low-Pass Filter
PCB	Printed Circuit Board
SiC	Silicon Carbide
SOT	Small Outline Transistor package
SMD	Surface Mount Device
TO	Transistor Outline package
TSNP	Thin Small Discrete Package
UVLO	Undervoltage Lockout

References

5 References

- [1] Infineon Technologies AG – [EiceDRIVER™ 1EDN-TDI Product Page](#)
Single-channel non-isolated gate driver IC family with truly differential inputs
- [2] Infineon Technologies AG – [EiceDRIVER™ 1EDNx550 Device Datasheet](#)
Single-channel high-side and low-side gate driver with high-CMR TDI inputs
- [3] Infineon Technologies AG – [Application Note: AN_201408_PL11_027](#) – EVAL_2.5KW_CCM_4PIN
2.5 kW PFC evaluation board with CCM PFC controller ICE3PCS01G
- [4] Infineon Technologies AG – [Application Note: AN_1805_PL52_1805_091441](#) – EVAL_HB_BC_1EDN8550B
Half-bridge buck converter evaluation board using the EiceDRIVER™ 1EDN TDI (Truly Differential Inputs)
- [5] Infineon Technologies AG – [Application Note: AN_2001_PL52_2003_144828](#)
Non-isolated bi-directional synchronous buck converter EVAL_BIDI_HB_1EDN7550B
- [6] D. Varajao, T. Ferianz, V. Zhang and C. Matriciano – Driving GaN HEMT High-Voltage Half-Bridge with a Single-Channel Non-Isolated Gate Driver with Truly Differential Inputs
PCIM Europe 2020; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nuremberg, Germany, 2020, pp. 1–8.
- [7] C. Rainer, R. Rizzolatti and D. Varajao – High Density Cascaded ZVS Switched Capacitor Converter for 48 V Data Center Application
PCIM Europe digital days 2020; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 2020, pp. 1–8.

Revision history

Revision history

Document version	Date of release	Description of changes
V 1.0	2018-04-25	First release
V 1.1	2019-08-07	Updated the look-up table with different controller output voltage
V 2.0	2022-04-06	<ul style="list-style-type: none">• Added PCB layout considerations and guidelines chapter• Editorial enhancement of layout and descriptions• Updated maximum CMR range to ± 200 V static, ± 400 V dynamic• Added references• Added list of abbreviations

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-04-06

Published by

Ineon Technologies AG

81726 Munich, Germany

© 2022 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

AN_1803_PL52_1804_112257

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.