High-efficiency 3 kW bridgeless dual-boost PFC demo board

90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Author: Rafael A. Garcia Mora

About this document

Scope and purpose

This document presents design considerations and results from testing a 3000 W 90 kHz power factor correction (PFC) bridgeless dual-boost converter with a peak efficiency higher than 98.5 percent, based on:

- 650 V CoolMOS™ C7 superjunction MOSFET in both TO-247 4-pin configuration for the high frequency PFC MOSFETs, and standard TO-247 configuration for the AC-line frequency active-rectification MOSFETs
- CoolSiC™ Schottky diode 650 V G5
- EiceDRIVER™ 1EDI60N12AF isolated gate driver
- EiceDRIVER™ 2EDN7524F non-isolated gate driver
- XMC 1300 microcontroller
- ICE2QR4780Z flyback controller

Intended audience

This document is intended for design engineers who want to verify the performance of the 650 V CoolMOS™ C7 TO-247 4-pin MOSFET technology working at 90 kHz in a dual-boost PFC boost converter along with EiceDRIVER™ ICs and CoolSiC™ Schottky diode 650 V G5 using digital control based on the XMC 1300 microcontroller.

Table of contents

About this document................................................................. 1
Table of contents ........................................................................... 1
1 Summary of the 3 kW bridgeless dual-boost PFC demo board ........................................ 4
2 Introduction .............................................................................. 5
  2.1 Topology ........................................................................... 5
  2.2 Conduction modes ............................................................ 6
  2.3 Operation modes per leg ..................................................... 7
3 Demo board features ................................................................. 9
  3.1 Specifications ................................................................. 9
  3.2 EMI filter .......................................................................... 9
  3.3 Bridge rectifier ............................................................... 10
  3.4 PFC choke ....................................................................... 11
  3.5 Infineon semiconductors ................................................... 13
  3.5.1 650 V CoolMOS™ C7 .................................................. 13
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Summary of the 3 kW bridgeless dual-boost PFC demo board

3.5.2 Gate driver for MOSFETs .............................................................. 13
3.5.2.1 EiceDRIVER™ 2EDN non-isolated gate driver for MOSFETs .......... 13
3.5.2.2 EiceDRIVER™ 1EDI galvanically isolated single-channel driver .......... 13
3.5.3 Fifth-generation CoolSiC™ Schottky diode .................................. 13
3.5.4 XMC 1302 microcontroller for PFC digital control implementation ........ 14
3.6 Output capacitor ........................................................................... 14
3.7 Heatsink and cooling fan ............................................................... 15

4 Software and control implementation .............................................. 16
4.1 Interface between the PFC power stage and the XMC 1300 ................. 16
4.2 Software states ............................................................................. 16
4.3 Control implementation .................................................................. 17
4.4 Regulation algorithms .................................................................... 17
4.4.1 Output voltage control loop ........................................................ 17
4.4.1.1 Theory .................................................................................. 17
4.4.2 Input current loop control ............................................................. 21
4.4.2.1 Theory .................................................................................. 21
4.4.2.2 Flow diagram ....................................................................... 21
4.5 Background calculations ................................................................. 28
4.5.1 System Tick timer process ............................................................. 28
4.5.1.1 Flow diagram ....................................................................... 28
4.6 Analog measurement ranges and hardware filtering ......................... 30
4.7 Limits and protections .................................................................... 30
4.7.1 Hardware .................................................................................. 30
4.7.2 Software .................................................................................... 30
4.8 Signaling ....................................................................................... 31

5 ICE2QR4780Z controller for the auxiliary converter ......................... 32
5.1 Input and output requirements ......................................................... 32
5.2 Flyback transformer ....................................................................... 32
5.3 Switching frequency ...................................................................... 33

6 Experimental results ....................................................................... 34
6.1 Efficiency, PF and THD measurements with 650 V CoolMOS™ C7 .......... 34
6.2 Efficiency comparison with the latest 600 V CoolMOS™ P7 and competitors' TO-247 4-pin MOSFETs 36
6.3 Standby power consumption ............................................................. 37
6.4 Efficiency versus MOSFET stress ................................................... 37
6.5 Load-jumps ................................................................................... 38
6.6 Start-up ......................................................................................... 39
6.7 AC-line drop-out .......................................................................... 39
6.8 Surge test ..................................................................................... 42

7 Demo board .................................................................................... 46
7.1 Power board .................................................................................. 46
7.1.1 Schematics ............................................................................... 46
7.1.2 PCB layout ............................................................................... 49
7.1.3 BOM ....................................................................................... 50
7.2 Auxiliary power supply daughter card ............................................ 52
7.2.1 Schematics ............................................................................... 52
7.2.2 PCB layout ............................................................................... 52
7.2.3 BOM of the power board .......................................................... 53
7.3 Digital controller daughter card ....................................................... 54
7.3.1 Schematics ............................................................................... 54

Application Note 2 V 1.0 2017-09-01
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Summary of the 3 kW bridgeless dual-boost PFC demo board

7.3.2 PCB layout ........................................................................................................................................54
7.3.3 BOM of the digital controller...........................................................................................................55

8 Useful materials, links and references ............................................................................................56
Revision history.........................................................................................................................................57
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

1 Summary of the 3 kW bridgeless dual-boost PFC demo board

This application note provides a very detailed description of the design considerations and operation under both steady-state and abnormal operating conditions, as well as the results of a highly efficient bridgeless power factor (PF) correction topology using several different Infineon semiconductors, ranging from power MOSFETs to microcontrollers.

Below is a summary of the key features that this demo board offers when used as a reference for power supplies in server, telecom and industrial applications:

- Attractive compact design in 60 W/in³ form factor.
- Efficiency higher than 98 percent from 20 percent of the rated load upward when \( V_{in} = 230 \text{ V AC} \), and efficiency higher than 96 percent from 20 percent of the rated load upward when \( V_{in} = 115 \text{ V AC} \). Such results are clearly shown in Figure 26.
- Superior performance compared to closest competitors’ \( R_{DS(on)} \) TO-247 4-pin MOSFETs, seen clearly in Figure 29 and Figure 30.
- High PF and low total harmonic distortion (THD) response at different low-line and high-line input voltages, as shown in Figure 27 and Figure 28.
- Fully digital control implementation using the XMC 1300 microcontroller, as described in the Software and control implementation section.
- High performance achieved by using Infineon’s best-in-class devices:
  - Single TO-247 4-pin 650 V CoolMOS™ C7 SJ MOSFETs on each of the legs of the bridgeless dual-boost PFC topology, along with single TO-220 CoolSiC™ Schottky diodes 650 V G5
  - 650 V CoolMOS™ C7 TO-247 devices as active rectification MOSFETs to further boost the efficiency of the topology.
  - EiceDRIVER™ 1EDI isolated and EiceDRIVER™ 2EDN non-isolated gate driver ICs.
  - QR flyback controller ICE2QR2280G CoolSET™.
- Robust and reliable operation under different abnormal conditions:
  - Load-jump reaction and output regulation, as shown in Figure 32.
  - Smooth inrush current during start-up, as shown in Figure 33.
  - Power line disturbance (PLD) events, like AC-line drop-out and voltage sag, as shown from Figure 34 to Figure 37.
  - 1 kV and 2 kV line-to-GND surge events that do not represent a serious threat to the integrity of the PFC high-switching-frequency MOSFETs or the active-rectification ones, as shown in Figure 38 and Figure 39.
- Even though it is not in the current scope of this AN, anticipating product launches such as 600 V CoolMOS™ P7 and CoolSiC™ Schottky diode 650 V G6, this demo board has been used for evaluating Infineon’s latest price-performance solution. These results are shown in Figure 29 and Figure 30.
2 Introduction

A PF current converter shapes the input current of the power supply so that it is synchronized with the mains voltage, in order to maximize the real power drawn from the mains. In actual PFC circuits, the input current should match the input voltage as closely as possible, as if it was a pure resistive load, with quite limited harmonic distortion.

This document is intended to demonstrate the design and practical results of a 3000 W 90 kHz bridgeless dual-boost PFC demo board based on Infineon devices, including power semiconductors, isolated and non-isolated gate drivers, and the microcontroller for the control loop as well as the flyback controller for the auxiliary supply. This demo can be used as reference for the PFC stage for any server, telecom or industrial power supply solution.

2.1 Topology

Although active PFC can be achieved by several topologies, the dual-boost converter (Figure 1) is a very attractive solution for high-power supply solutions for the following reasons:

- Compared to the standard/classic PFC rectifier based on a diode bridge (with two active diodes at all times), a single PFC MOSFET and a PFC diode, the dual-boost has lower conduction losses because there are always two power semiconductors (e.g., Q1 + D3 or Q2 + D4) in the current path per AC semi-cycle. However, for ease of control and taking into account impedance on the returning path, even three can be active (e.g., Q1 + D3 || Q2 or Q2 + D4 || Q1).
- Higher efficiency at a higher power density compared to the same rated power standard/classic PFC rectifier, due to less cooling effort and better heat spot distribution.
- More efficient and easier to control compared to an interleaved PFC rectifier, as this is a bridgeless topology with no need for phase shedding between the PFC legs.
- To increase the efficiency further, low $R_{DS(on)}$ MOSFETs (Q3 and Q4) can be placed in parallel with each of the returning path diodes (i.e. D3 and D4). As these MOSFETs will be conducting at the AC-line frequency, the switching losses and gate driving losses are much lower than conduction ones. This benefit comes at the expense of increasing bill of materials (BOM) count and cost, as well as accurate control and driving circuitry.

![Figure 1 - Bridgeless dual-boost PFC converter](image-url)
2.2 Conduction modes

The boost converter can operate in three modes: continuous conduction mode (CCM), critical conduction mode (CrCM) and discontinuous conduction mode (DCM). Figure 2 shows actual inductor current waveforms to illustrate the three operating modes under light-load conditions.

![Inductor Current Waveforms](image.png)

**Figure 2**
- Top: Both PFC inductor current waveforms at 10 percent of the rated load
- Middle: Detail of one of the inductor currents, showing DCM operation only
- Bottom: Detail of one of the inductor currents, showing CrCM and CCM operation

For fixed switching frequency operation, the input voltage and output power of the PFC will determine the operation mode. In this way there can be the following:

- Complete half-AC cycle in DCM operation mode
- DCM, CrCM and CCM operation modes during half-AC cycle
- Complete half-AC cycle in CCM operation mode

The control mode of the dual-boost PFC topology used in this demo board is focused on constant switching frequency operation, with the advantage of having a simplified input filter. The XMC™ microcontroller used for the PFC handles both DCM and CCM operation modes, depending on the input voltage and output load conditions.
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Introduction

2.3 Operation modes per leg

As explained, for ease of control both PFC MOSFETs Q1 and Q2 can be driven by the same PWM signal. Additionally, in order to boost the efficiency of the topology, active rectification MOSFETs Q3 and Q4 are added. This means that the inductor current returns by different paths during the charging and discharging periods of the corresponding inductor. As an example, Figure 3 clearly shows the different paths taken by the inductor current during the positive AC semi-cycle.

![Diagram showing different paths of inductor current](image)

**Figure 3** Example of the paths of the inductor current in different operation modes. Left: When the PFC MOSFET Q1 is turned on; Right: When the PFC MOSFET Q1 is turned off

Depending on the impedance of the returning paths, say through Q2 + Z_{L2}, D3 as well as Q3 and including the PCB traces, the inductor current will find its way back to the AC source in different split amounts. The left-hand graph in Figure 4 shows the current through inductor L1 (green, in the background) and the current through the active rectification MOSFET Q3 (magenta, in front) at 50 percent load. In this condition, almost all of the inductor current flows back to the AC source through Q3; this is clearly seen as the magenta waveform matches the green one.

The right-hand graph in Figure 4 shows the current through inductor L1 (green) and the current through the active rectification MOSFET Q3 (magenta) at 100 percent of the load. As can be clearly seen, most of the inductor current flows back to the AC source through Q3. This means that part of the current flows back through L2 via Q2 and another part through D3. The effect of the current flowing back through the opposite leg of the converter can be clearly seen as a negative lagging distorted sinusoidal shape on the inductor current waveform. Such behavior is also clearly seen when both inductor currents are measured in the same operating conditions, as shown in Figure 5.

![Graph showing inductor current waveform](image)

**Figure 4** Inductor current (green), e.g., I_{L1}, and active rectification MOSFET current (magenta), e.g., I_{Q3}, in half-load (left) and full-load (right) operation
Due to this complex multiple return path of the current, it would be inappropriate to place only a shunt resistor between the switching legs of the converter and the bridge rectifier, as is done in the standard/classic PFC. In this case, a current transformer is more suitable to enable monitoring of the actual inductor current. This approach can be seen in Figure 41.
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board features

3 Demo board features

3.1 Specifications

<table>
<thead>
<tr>
<th>Table 1</th>
<th>Input requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>Input voltage range, $V_{\text{in, range}}$</td>
<td>90–265 V AC</td>
</tr>
<tr>
<td>Nominal input voltage, $V_{\text{in}}$</td>
<td>230 V AC</td>
</tr>
<tr>
<td>AC-line frequency range, $f_{\text{AC}}$</td>
<td>47–63 Hz</td>
</tr>
<tr>
<td>Max peak input current, $I_{\text{in,max}}$</td>
<td>14.9 A RMS at $V_{\text{in}} = 90$ V AC and $P_{\text{out}} = 1.3$ kW 15.46 A RMS at $V_{\text{in}} = 200$ V AC and $P_{\text{out}} = 3$ kW</td>
</tr>
<tr>
<td>Turn-on input voltage, $V_{\text{in,on}}$</td>
<td>80–87 V AC, ramping up</td>
</tr>
<tr>
<td>Turn-off input voltage, $V_{\text{in,off}}$</td>
<td>75–85 V AC, ramping down</td>
</tr>
<tr>
<td>PF (PF)</td>
<td>&gt; 0.95 from 10 percent rated load and above</td>
</tr>
<tr>
<td>Hold-up time</td>
<td>10 ms after last AC zero-point at $P_{\text{out}}$ $V_{\text{out, min}} = 320$ V DC 20 ms after last AC zero-point at $0.5 \times P_{\text{out}}$ $V_{\text{out, max}} = 320$ V DC</td>
</tr>
<tr>
<td>THD</td>
<td>&lt; 10 percent from 10 percent load at nominal input voltage for class A equipment</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 2</th>
<th>Output requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>Nominal output voltage, $V_{\text{out}}$</td>
<td>400 V DC</td>
</tr>
<tr>
<td>Maximum output power, $P_{\text{out}}$</td>
<td>3 kW</td>
</tr>
<tr>
<td>Maximum output current, $I_{\text{out,max}}$</td>
<td>7.5 A</td>
</tr>
<tr>
<td>Output voltage ripple</td>
<td>Max 20 V pk-pk at $V_{\text{out}}$ and $I_{\text{out}}$</td>
</tr>
<tr>
<td>Maximum output Over Voltage (OV) threshold</td>
<td>435 V DC</td>
</tr>
<tr>
<td>Minimum output OV threshold</td>
<td>430 V DC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 3</th>
<th>Efficiency under different load conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>Conditions</td>
</tr>
<tr>
<td>&gt; 96 percent from 20 percent of the rated load</td>
<td>$V_{\text{in}} = 115$ V AC</td>
</tr>
<tr>
<td>&gt; 98 percent from 20 percent of the rated load</td>
<td>$V_{\text{in}} = 230$ V AC</td>
</tr>
<tr>
<td>&gt; 98.5 percent at 50 percent of the load</td>
<td>$V_{\text{in}} = 230$ V AC</td>
</tr>
</tbody>
</table>

3.2 EMI filter

The EMI filter is implemented as a two-stage filter, which provides sufficient attenuation for both differential mode (DM) and common mode (CM) noise.
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board features

The two high-current CM chokes L4 and L5 cm are based on high-permeability toroid ferrite cores. Each of these has 2 x 18 turns or 2 x 3 mH inductance.

The relatively high number of turns causes a considerable amount of stray inductance, which ensures sufficient DM attenuation.

In case the fuse is blown due to any abnormal conditions during the operation of the converter, the C10 X-capacitor in Figure 6 is fully discharged through resistors R3, R4 and R5 in order to prevent any electric shock injuries to the operator of the demo board.

3.3 Bridge rectifier

Taking Figure 1 as a reference, in contrast with the standard/classic and interleave topologies, the bridge rectifier employed in this demo board has two main purposes:

- Diodes D5 and D6 support the pre-charging of the bulk capacitors to the peak value of the AC-line voltage. Once the bulk capacitors are charged, these diodes are no longer active during the steady-state operation of the topology.
- Diodes D3 and D4 support the returning path between the AC input and the output ground, so the voltage potential of the output is stabilized and the CM noise of the converter is drastically reduced.

To determine the proper selection and losses of the bridge rectifier, it is necessary to calculate the input RMS and average input current under the worst operating conditions, i.e. efficiency of 97 percent at $V_{in} = 178$ V AC:

Maximum RMS value of the input current:

$$I_{IN,RMS} = \frac{P_{OUT\_MAX}}{\eta \cdot V_{IN,RMS}} = \frac{3000\, W}{0.97 \cdot 178\, V} = 17.37\, A$$

Maximum RMS current value per diode, D3 or D4:

$$I_{BR\_D\_RMS} = \frac{\sqrt{2} \cdot I_{IN,RMS}}{2} = 12.28\, A$$
High-efficency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board features

Maximum average current value per diode:

\[
I_{BR-D,\text{avg}} = \frac{\sqrt{2} \cdot I_{\text{IN,RMS}}}{\pi} = 7.82A
\]

Due to the calculated average and effective current values, the rectifier type LVB2560 with very low forward voltage drop was selected. This 600 V device has sufficient voltage reserve with \( V_m = 265 \) V AC. For the following formula, the instantaneous forward resistance \( r_D \) and forward voltage drop \( V_{BR-D} \) are extracted from the characteristic curves of the corresponding data sheet \( (T_A = 100^\circ C) \).

Conduction losses of a rectifier diode, D3 or D4, per AC cycle:

\[
P_{BR-D} = I_{BR-D,\text{avg}} \cdot V_{BR-D} + \left(I_{BR-D,\text{RMS}}\right)^2 \cdot r_D = 7.82 \cdot 0.75 + (12.28)^2 \cdot 65 \text{ m} \Omega \equiv 15.6W
\]

3.4 PFC choke

The PFC choke design is based on a toroidal high-performance magnetic powder core.

Toroidal chokes have a large surface area and allow a good balance, minimizing core and winding losses, and achieving a homogeneous heat distribution without hot spots. For this reason they are suitable for systems that are targeting the highest power density with forced-air cooling. Very small choke sizes are feasible.

Figure 7 Photos of the PFC choke

The chosen core material is HIGH FLUX from Chang Sung Corporations (CSC), which has an excellent DC bias and good core loss behavior. The part number is CH270060E18. The outer diameter of the core is 27 mm with a height of 19 mm.

The winding was implemented using enameled copper wire AWG 16 (1.37 mm diameter). The winding covers approximately two layers. This arrangement allows a good copper fill factor, while still having good AC characteristics, and is a preferred fill form factor for high-power toroidal inductors.

There are 46 turns, taking advantage of the high permitted DC bias. The resulting small signal bias inductance is 254 \( \mu \)H. The effective inductance with current bias is determined by the core material B-H characteristics, illustrated as follows:
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board features

![Current dependent inductance for each choke of the Dual Boost PFC]

**Figure 8** Input current-dependent inductance of the PFC chokes

The effective inductance, with a current ripple ratio of 30 percent per design together with the switching frequency of 90 kHz, produces a low current ripple that supports the whole system performance, as shown in **Figure 9**. Similarly, the low-ripple design achieves low core losses, as shown in **Table 4**.

![PFC Choke ripple current under full-load (full-CCM) operation at low- and high-line input voltage]

**Figure 9** PFC choke peak-to-peak ripple current under full-load (full-CCM) operation at low- and high-line input voltage

**Table 4** PFC choke losses at 90 kHz (results calculated from a magnetic design tool)

<table>
<thead>
<tr>
<th>Operating conditions</th>
<th>P_{CORE} (W)</th>
<th>P_{WINDINGS_@_80°C} (W)</th>
<th>P_{TOTAL} (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>115 V AC at 1.3 kW</td>
<td>1.92</td>
<td>5.05</td>
<td>6.97</td>
</tr>
<tr>
<td>230 V AC at 3 kW</td>
<td>2.04</td>
<td>6.59</td>
<td>8.63</td>
</tr>
</tbody>
</table>
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board features

3.5 Infineon semiconductors

3.5.1 650 V CoolMOS™ C7

The CoolMOS™ C7 series is a revolutionary step forward, providing the world's lowest $R_{DS(on)}$ per package and, thanks to its low switching losses, efficiency improvements over the full load-range. The main features of this technology are:

- Increased MOSFET dv/dt ruggedness
- Better efficiency due to best-in-class figure of merits (FOM) $R_{DS(on)} \times E_{oss}$ and $R_{DS(on)} \times Q_G$
- Easy to use/drive due to driver source pin for better control of the gate
- Such features bring meaningful benefits to the final application, including:
  - Enabling higher system efficiency, as the parasitic inductance of the power source pin does not interfere in the driving PWM signal at the gate – as a result, undesired re-turn-off events are completely avoided
  - Enabling increased power density solutions
  - System cost/size savings due to reduced cooling requirements
  - Higher system reliability due to lower operating temperatures

3.5.2 Gate driver for MOSFETs

3.5.2.1 EiceDRIVER™ 2EDN non-isolated gate driver for MOSFETs

The 2EDN7524 is a non-inverting fast dual-channel driver for low-side switches. Two true rail-to-rail output stages with very low output impedance and high current capability are chosen to ensure the highest flexibility and cover a wide variety of applications.

All inputs are compatible with LVTTL signal levels. The threshold voltages (with a typical hysteresis of 1 V) are kept constant over the supply voltage range.

Since the 2EDN7524 is particularly aimed at fast switching applications, signal delays and rise/fall times have been minimized. Special effort has been made to minimize delay differences between the two channels to very low values (typically 1 ns).

The 2EDN7524 driver used in this demo board comes in a standard PG-DSO-8 package.

3.5.2.2 EiceDRIVER™ 1EDI galvanically isolated single-channel driver

The 1EDI driver family is based on Infineon’s coreless transformer technology, enabling a benchmark minimum common mode transient immunity (CMTI) of 100 kV/μs.

The 1EDI60N12AF driver provides output currents of up to 6 A on separate output pins for applications up to 1200 V. This is ideal for all topologies using CoolMOS™ in 3- and 4-pin packages in power supplies for servers, and industrial and telecommunications systems.

The input logic pins operate over a wide input voltage range, from 3 V to 15 V, using CMOS threshold levels to support even 3.3 V microcontrollers.

3.5.3 Fifth-generation CoolSiC™ Schottky diode

Because CoolSiC™ Schottky diodes have a capacitive charge, $Q_c$, rather than a reverse recovery charge, $Q_{rr}$, their switching loss and recovery time are much lower than a silicon ultrafast diode, leading to enhanced
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board features

performance. Moreover, SiC diodes allow higher switching frequency designs. Hence, higher power density converters are achieved. The capacitive charge for SiC diodes is not only low, but also independent of di/dt, current level and temperature, which is different from silicon diodes that have a strong dependency on these conditions.

The recommended diode for CCM boost applications is the CoolSiC™ Schottky diode 650 V G5, which includes Infineon’s leading-edge technologies, such as a diffusion soldering process and wafer thinning technology. The result is a new family of products that show improved efficiency over all load conditions, resulting from the improved thermal characteristics. Even with the high surge current capability of SiC Schottky diodes, it is still preferable to use bulk pre-charge diodes. These are low-frequency standard diodes (D5 and D6 in Figure 1) with a high I^2t rating to support pre-charging the bulk capacitor to the peak of the AC-line voltage; this is a high initial surge current stress (which should be limited by a series NTC) that is best avoided for the PFC boost rectifier diode.

The proper current rating of the PFC diodes must be calculated by considering 1.3 to 1.5 times the RMS current of the diode, which is expressed as:

\[ I_{D,\text{RMS}} = \frac{P_{\text{OUT,MAX}}}{V_{\text{IN,RMS}} \cdot \eta} \times \sqrt{\frac{8 \cdot \sqrt{2} \cdot V_{\text{IN,RMS}}}{3 \cdot \pi \cdot V_{\text{OUT}}} = \frac{3000}{178 \cdot 0.97} \times \sqrt{\frac{8 \cdot \sqrt{2} \cdot 178}{3 \cdot \pi \cdot 400}} = 12.7 \, \text{A}} \]

In this demo board, 16 A IDH16G65C5 diodes are used.

3.5.4 XMC 1302 microcontroller for PFC digital control implementation

The XMC 1300 devices are members of the XMC 1000 family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC 1300 series addresses the real-time control needs of digital power conversion. The control of power supplies is a strong focus for XMC™ microcontrollers, where users can benefit from features such as analog comparators, PWM timers, co-processors or high-precision analog-to-digital converters.

Some of the XMC 1302 features are listed below:

- 200 KB Flash, 16 KB RAM
- MATH co-processor for CORDIC and HW Divide
- 8 x 16-bit special-purpose timers, dead-time generation
- 12 channel, 12-bit ADC, 2 x parallel sampling
- 3 x comparators
- Real-time clock
- Watch-dog timer

3.6 Output capacitor

Possible OVs require the selection of a 450 V (low-impedance) type capacitor. The minimum capacitance is defined by the minimum hold-up time, \( t_{\text{HU}} = 10 \, \text{ms} \), and the minimum allowable DC link voltage of the system, \( V_{\text{BULK,min}} = 320 \, \text{V} \), or the maximum allowable voltage from the 2x line-frequency AC ripple current:

\[ C_{\text{bulk}} \geq \frac{2 \times P_{\text{OUT,MAX}} \cdot t_{\text{HU}}}{V_{\text{BULK}}^2 - V_{\text{BULK,min}}^2} = \frac{2 \times 3000 \times 10 \times 10^{-3}}{400^2 - 320^2} \geq 1041.67 \mu \text{F} \]

The chosen arrangement is three 390 \( \mu \text{F} \) at 450 V 30 mm x 35 mm electrolytic type capacitors.
3.7 Heatsink and cooling fan

The heatsink (HS) for the power semiconductors is made from a 1 mm copper plate. In this demo board a 40 mm x 40 mm x 28 mm, 14250 rpm (18.3 CFM) fan is used. The fan speed is fully and accurately controlled by the microcontroller, which continuously monitors HS temperature.
4 Software and control implementation

4.1 Interface between the PFC power stage and the XMC 1300

Figure 10 shows how each of the internal blocks of the XMC 1302 microcontroller is connected to the topology. The red blocks mark the hardware units that are necessary to handle the input and output signals, respectively. Blue boxes show programmed software parts for the application, and finally the gray boxes identify the abnormal conditions and their interactions.

![Figure 10 System setup for the dual-boost bridgeless PFC](image)

4.2 Software states

The different states of the PFC-control which are handled in the XMC 1302 software are shown below:

![Figure 11 PFC state machine](image)
4.3 Control implementation

![Diagram of control structure](image)

**Figure 12** Detailed control structure

4.4 Regulation algorithms

4.4.1 Output voltage control loop

4.4.1.1 Theory

The figure below shows the overall structure of the voltage control loop.

![Diagram of dual-boost PFC voltage control loop](image)

**Figure 13** Dual-boost PFC voltage control loop

The basis for an output voltage loop design is the assumption of a constant power load at the output. This is realistic for the case when a DC-DC converter is attached to the output of the PFC stage, and leads to the following plant transfer function, with $g_C$ being the current source to charge the output capacitor $C$:

$$G_{VP}(s) = \frac{g_C}{SC}$$

The plant transfer function is transformed into the z-plane using a zero order hold (ZOH):

$$G_{VP}(z) = \frac{g_C \cdot T_S}{C \cdot (z-1)}$$
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Software and control implementation

The open loop voltage transfer function, which includes a PI-controller and the digital delay, as well as the plant and output voltage feedback (FB) factor $K_{\text{VoutS}}$, is defined as follows [2]:

$$G_{\text{VOL}} = G_{\text{PI}}(z) \cdot G_{\text{Delay}}(z) \cdot G_{\text{VP}}(z) \cdot K_{\text{VoutS}} = \frac{K_p(z-N)}{z-1} \cdot z^{-1} \cdot \frac{g_c \cdot T_s}{C \cdot (z-1)} \cdot K_{\text{VoutS}}$$

The BW of the voltage loop is chosen such that there is enough dynamic performance for transient conditions. As the notch filter is designed to filter out twice the mains frequency, the zero crossing (ZC) frequency ($f_c$) is set to 200 rad/s/(2π) = 31.8 Hz.

With the demand for a phase margin (PM) of 45° and a maximum gain of 1 at the selected ZC frequency, $C_{\text{out}} = 3 \times 390 \ \mu\text{F}$, $T_s = 400 \ \mu\text{s}$, $V_{\text{out}} = 400 \ \text{V DC}$, $K_{\text{VoutS}} = 1/(449.74 \ \text{V})$, the parameters $K_p$ (gain factor) and $K_i$ (integral factor) are determined to: $K_p = 0.97$; $K_i = 0.08$.

![Bode Diagram](image_url)

**Figure 14** Bode diagram of voltage control loop; $f_c = 200/(2\pi) \ \text{Hz}$, phase margin (at $f_c$) = 45° and gain margin = 23.7 dB
4.4.1.2 Flow diagram

Figure 15 Voltage control loop flow diagram
Explanation of the flow diagram shown in Figure 15:

- **Load-step I**: If the output voltage exceeds 425 V DC, the input current regulation is stopped and the PWM signal is set inactive. If the output voltage is below 415 V DC, this state is overcome by starting the input current regulation again with an active PWM signal.

- **Start condition**: If the PFC converter is switched from inactive to active mode, the output voltage reference is incrementally increased until its nominal value (400 V) is reached, i.e. soft-start. During that time the fan is switched off.

- **Load-step II**: If the output voltage drops below 375 V DC, then the calculated value for the input current reference is immediately doubled. As this measure may exceed the power range of the board, doubling will be finished after approximately 5 seconds, when the output voltage regulator is at its upper limit, or as soon as the output voltage exceeds 395 V DC again. This doubling is not active during soft-start.

- **V\text{ in RMS}** calculation: This is done by filtering the input voltage with two low-pass filters in series that each have the same time constant. The time constant is chosen such that the original content of the second harmonic of the input voltage of 66 percent of \( V_n \), \text{mean} is reduced to 1.5 percent of \( V_n \), \text{mean} [1]. The necessary overall damping of 1.5 percent /66 percent = 0.0227 yields to a damping of 0.15 for each low-pass filter. Eventually, the time-constant for the low-pass can be calculated by defining the necessary cut-off frequency to 0.15 x 100 Hz. The transformation from \( V_n \), \text{mean} to \( V_n \), RMS is done with help of the crest factor for sinusoidal input voltages.

- **I\text{ PFC RMS factor}** calculation: The input current reference is proportional to \( 1/(V\text{ in RMS})^2 \) in order to account for changes in \( V\text{ in RMS} \) for constant output power delivery. This factor is also used for RMS input current limitation. From 195 V AC downward, the factor is set to 200 V DC x \( V\text{ in RMS} \), rather than being \( 1/(V\text{ in RMS})^2 \), yielding a calculated maximum RMS input current value of 3 kW/200 V AC = 15 A. In the software, the value is taken from a table, rather than doing a division operation, in order to reduce calculation time in the microcontroller. In other words:

\[
I_{\text{PFC ref}} = \frac{P_{\text{I\text{V out}}} \cdot V_{\text{in}}}{V_{\text{in RMS}}^2}
\]

The value in the microcontroller (\( X' \)) with the appropriate Q 0.15 format is:

\[
I'_{\text{PFC ref}} = P_{\text{I\text{V out}}} \cdot V'_{\text{in}} \cdot I_{\text{PFC RMS Factor}}
\]

When 195 V AC < \( V_{\text{in}} \) ≤ \( V_{\text{in max}} \)

\[
I_{\text{PFC RMS Factor}}' = \frac{N_{\text{Vin}}^2}{V_{\text{in RMS}}^2}
\]

When \( V_{\text{in min}} \) ≤ \( V_{\text{in}} \) ≤ 195 V AC

\[
I_{\text{PFC RMS Factor}}' = \frac{N_{\text{Vin}}^2}{200V \cdot V_{\text{in RMS}}}
\]

Note: \( N \) is the measurement range and equal to \( 1/K \), with \( K \) being the corresponding scaling factor of analog input signal.

- **Duty ratio (DR) factor** for DCM calculation: The theoretical DR in DCM is proportional to the square root of the input conductance (\( Ge \)) of the converter. \( Ge \) is defined as \( P_{\text{I\text{Vin RMS}}} \) in the stationary case and approximated by the microcontroller to \( P_{\text{I\text{V out}}} / V\text{in RMS} \). In the software, a factor proportional to \( 1/V\text{in RMS} \) is taken from a table, rather than doing a division operation, in order to reduce calculation time in the microcontroller.

\[
DR_{\text{DCM Factor}}' = \frac{2 \cdot N_{\text{Vin}} \cdot N_{\text{Lin}} \cdot L \cdot f_{\text{SW}}}{V_{\text{in RMS}}^2}
\]
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Software and control implementation

- Phase line distortion detection: This error (abnormal) state is detected by calculating the mean input voltage over a time period of 3.2 ms. In case the mean input voltage is less than 20 V AC, the active PFC mode is left by means of switching off the PFC MOSFETs. PWM is set to inactive.

4.4.2 Input current loop control

4.4.2.1 Theory

The figure below shows the overall structure of the current control loop:

![Dual-boost PFC current control loop](image)

**Figure 16** Dual-boost PFC current control loop

The plant transfer function duty cycle to input current \( G_{IP}(s) \) can be derived from the small signal model of the current loop, with \( L \) being the inductance of the PFC choke:

\[
G_{IP}(s) = \frac{V_{out}}{sL}
\]

To account for digital control, this plant transfer function is transformed to a ZOH (ZO\( \text{H}(z)\)):

\[
G_{IP}(z) = \frac{V_{out} \cdot T_S}{L \cdot (z-1)}
\]

The transfer function of the digital PWM (DPWM) is unity, \( G_{DPWM}(z) = 1 \), as the maximum output of the current controller is one and the minimum output is zero. One cycle digital delay is modeled as \( G_{Delay}(z) = z^{-1} \). Current FB is given by the factor \( K_{IS} \). A PI-controller of the following form is used:

\[
G_{PI} = \frac{K_P (z-1)}{z-1}
\]

Then the overall open loop transfer function of the current loop is \([2]\):

\[
G_{IOL} = G_{PI}(z) \cdot G_{DPWM}(z) \cdot G_{Delay}(z) \cdot G_{IP}(z) \cdot K_{IS} = \frac{K_P (z-N)}{z-1} \cdot z^{-1} \cdot \frac{V_{out} \cdot T_S}{L \cdot (z-1)} \cdot K_{IS}
\]

With the demand for a phase margin of 45° and a maximum gain of one at the selected 2.5 kHz (= 15707 rad/s) ZC frequency, \( L = 254 \, \mu\text{H}, T_S = 33.33 \, \mu\text{s}, V_{out} = 400 \, \text{V DC}, K_{IS} = 1/(37.5 \, \text{A}) \), and the parameters \( K_P \) (gain factor) and \( K_I \) (integral factor) were determined to \( K_P = 0.35 \) and \( K_I = 0.18 \).
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin
Software and control implementation

Figure 17  Bode diagram of current control loop; \( f_c = 2.5 \) kHz, \( \text{PM (at } f_c) = 45^\circ \), gain margin (GM) = 5.72 dB
4.4.2.2 Flow diagram

Current Control Process
(CCU40_0_IRQHandler)
START

Read IPFC

Read Vin

Calculate absolute value (Vin)

Calculate Sampling correction (IPFC)

Calculate Duty-Ratio Feed-Forward for CCM, DCM

min (CCM, DCM)

IPFC_ref = PL_I_out * Vin * IPFC RMS Factor

Check for IPFC ref manipulation

Check for IPFC ref peak limitation

PL_Controller: IPFC = IPFC_ref

Scale (Controller Output + DR feedforward) to PWM Period

Load PWM Compare Register
Enable Shadow Transfer

SW Trigger for Output Voltage control loop

PLD error? Yes

Release from PLD Error State

END

Figure 18 Current control loop flow diagram
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Software and control implementation

Explanation of the flow diagram shown in Figure 18:

- Calculation of absolute value of $V_{in}$: The measured input voltage is a bipolar signal with the mean voltage ($= 0$ V) being at half ($= 16384$ at Q 0.15 format) of the measurement range. This value is transformed to a unipolar input value for PF control by means of subtracting half of the measurement range and calculating the absolute value.

Figure 19  Transformation of the measured input voltage to a unipolar reference input signal

- Calculation of sampling correction: PWM operation is done with Slice0 of CCU4, which is configured for center-aligned PWM:

According to the basic topology shown in Figure 10, the inductor current flows through different paths in the positive and negative AC semi-cycles with respect to the MOSFETs’ on-state and off-state. To account for this, the average inductor currents are determined using two current transducers, both in the MOSFET on-state path, one for each semi-cycle. These current signals (transformer-ratio $I_{prim}:I_{sec} = 50:1$) are added together and transformed to a voltage by means of a shunt resistor ($V_{shunt} = (I_{sec-T1} + I_{sec-T2}) \times R_{shunt}$). As can be observed in Figure 20, the average inductor current is evaluated from $V_{shunt}$ using the sampling point $t_{SP}$ during the time where the current is rising. A correction due to the sampling of the inductor current is done afterward.

Figure 20  PWM sampling correction between CCM and DCM operation
The average inductor current for each of the three possible modes (CCM, DCM, CrCM) is:

\[ \bar{I}_L = \frac{(I_{max} - I_{min})}{2} \cdot \left( DR \cdot \frac{T}{T} + d_F \right) \ldots \ldots (1) \]

The sampled inductor current in the microcontroller is:

\[ I_{SP} = \frac{I_{max} - I_{min}}{2} \ldots \ldots (2) \]

From (1) and (2):

\[ \bar{I}_L = I_{SP} \cdot \left( DR \cdot \frac{T}{T} + d_F \right) \ldots \ldots (3) \]

In CCM and CrCM the switching period equals:

\[ DR \cdot T + d_{FE} = T \]

And hence from (3): \( \bar{I}_L = I_{SP} \). The sampled inductor current in the microcontroller equals the average inductor current over the switching period.

In DCM, the following equations are valid:

\[ DR \cdot T + d_{FE} < T \]

And hence from (3): \( \bar{I}_L < I_{SP} \)
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Software and control implementation

The sampled inductor current in the microcontroller is larger than the average inductor current over the switching period. The microcontroller over-estimates the average inductor current over the switching period. Therefore, in this mode there is a need for correction [3].

One can define the sampling error correction factor \( CF \) as:

\[
CF = DR + \frac{dFE}{T}
\]

Re-writing equation (1):

\[
\bar{I}_L = \frac{l_{max} - l_{min}}{2} \cdot CF
\]

Considering that the average inductor voltage must be zero over one switching period, the sampling error correction factor can be calculated as:

\[
CF = \frac{DR \cdot V_{out}}{V_{out} - V_{in}}
\]

Multiplying the analog scaling factors \( N_{Vin} \) and \( N_{Vout} \) with \( V'_{in} \) and \( V'_{out} \), respectively, yields the microcontroller equation for the correction of the sampled input current:

\[
CF' = \frac{DR' \cdot V'_{out} \cdot N_{Vout}}{V'_{out} \cdot N_{Vout} - V'_{in} \cdot N_{Vin}} = \frac{DR' \cdot V'_{out}}{V'_{out} - V'_{in} \cdot \frac{N_{Vin}}{N_{Vout}}}
\]

Finally, the sampled inductor current in the microcontroller can be corrected independently from the conduction mode by means of \( CF' \):

\[
I'_{inCF} = I'_{SP} \cdot CF'
\]

- Calculation of theoretical duty ratio (DR) for feed-forward in different modes (CCM, DCM).

For CCM:

\[
DR_{CCM} = \frac{V_{out} \cdot V_{in}}{V_{out}} = 1 - \frac{V_{in}}{V_{out}}
\]

The value in the microcontroller is:

\[
DR_{CCM'} = 1 - \frac{V'_{in} \cdot N_{Vin}}{V'_{out} \cdot N_{Vout}}
\]
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 Hz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin
Software and control implementation

For DCM:

\[
DR_{DCM} = \sqrt{2G_e \cdot L \cdot f_{SW} \cdot \frac{(V_{out} - V_{in})}{V_{out}}} = \sqrt{2G_e \cdot L \cdot f_{SW} \cdot DR_{CCM}}
\]

where

\[
G_e = \frac{P_{in}}{V_{in \ RMS}^2} \approx \frac{P_{I\_V\_out'} \cdot N_{Vin} \cdot N_{In}}{V_{in \ RMS}^2}
\]

and defining

\[
DCM\_Factor' = \frac{2 \cdot N_{Vin} \cdot N_{In} \cdot L \cdot f_{SW}}{V_{in \ RMS}^2}
\]

Then the value in the microcontroller is:

\[
DR_{DCM'} = \sqrt{P_{I\_V\_out'} \cdot DCM\_Factor' \cdot DR'_{CCM}}
\]

- Use the minimum DR in CCM and DCM for feed-forward: As the valid theoretical DR in the present mode is always the minimum of both modes, parallel computation and the minimum can be used for DR-feed-forward instead of determining the valid mode.
- Calculation of IPFC reference: The factor IPFC RMS contains the RMS input voltage feed-forward and, if necessary, the RMS input current limitation.
- Check for IPFC reference manipulation: According to an output voltage drop, the input current reference value may be doubled for faster transient behavior due to load steps.
- Check for IPFC peak limit: The maximum input current reference of 25 A may not be exceeded.
- Set software trigger for doing the output voltage control loop:

\[
f_{Output\ Voltage\ Control\ Loop} = \frac{f_{Input\ Current\ Control\ Loop}}{12} = \frac{30kHz}{12} = 2.5kHz
\]

- Check for PLD: To release control from PLD error state, it is checked whether \( V_{in} \) is greater than 40 V AC and the condition \( V_{out} - V_{in} > 50 \) V holds. These conditions must be calculated 10 times in a row to be true.
4.5  Background calculations

The Sys Tick timer process is used for all non-time-critical (background) calculations.

4.5.1  System Tick timer process

This process is configured to be executed every single millisecond (f_{call} = 1 kHz).

4.5.1.1  Flow diagram

Figure 21  System Tick process flow diagram
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Software and control implementation

Explanation of the flow diagram shown in Figure 21:

- **Relay control**: The relay is switched on 200 ms after the 5 V DC supply voltage of the microcontroller is in range.
- **PFC states**: For output voltage and input current control, a valid range of the input voltage and no active error conditions are necessary.
- **PFC steady-state**: DR feed-forward is active in steady-state only.
- Calculation of **mean input power/tuning of control parameters**: This is utilized for tuning the control parameters of the input current error amplifier according to the actual power and input voltage conditions.
- Determine **heatsink (HS) temperature**: The voltage divider curve from the NTC sensor is saved in a table to deliver the present HS temperature.
- **Fan control**: The fan speed is controlled by setting the fan voltage according to the measured temperature of the HS and the following regime:

![Fan voltage (speed) according to the temperature of the HS](image)

The fan is switched on if the HS temperature is higher than 70°C. This is done with a voltage-ramp, starting from zero up to 9 V within 2 seconds (fan’s specification). Afterward, the fan voltage is reduced to its steady-state value of 6 V.

The fan voltage is the output of an I-type-control with an HS temperature reference of 75°C and an integral time-constant of 1 second. The upper limit of the fan voltage is 12 V in case the steady-state HS temperature exceeds 75°C. The lower limit is 6 V DC in case the steady-state HS temperature drops below 75°C. A stationary fan voltage in the range of 6–12 V DC for an HS temperature of 75°C depends on the output power of the converter and the cooling conditions.

If the HS temperature drops below 70°C, the fan voltage is set to its steady-state value of 6 V DC instead of being temperature controlled. The fan is switched off if the HS temperature is lower than 65°C.

- **Calculation of mean output power (MOP)**: The filtering of the voltage controller output is used to get a measurement for the MOP. This is used for manipulation of the input current reference value.
4.6 Analog measurement ranges and hardware filtering

All analog input values are filtered using low-pass filters of first-order type (time-constant $T$).

<table>
<thead>
<tr>
<th>Analog input</th>
<th>Value</th>
<th>Time constant</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductor current for input current control</td>
<td>0–37.5 A</td>
<td>100 ns</td>
</tr>
<tr>
<td>Inductor current trap-limit</td>
<td>41.25 A</td>
<td>100 ns</td>
</tr>
<tr>
<td>Inductor current cycle-by-cycle-limit</td>
<td>32.7 A</td>
<td>100 ns</td>
</tr>
<tr>
<td>Input voltage</td>
<td>0–469.44 V</td>
<td>220 ns</td>
</tr>
<tr>
<td>Output voltage</td>
<td>0–449.74 V DC</td>
<td>188 µs</td>
</tr>
<tr>
<td>Output voltage trap-limit</td>
<td>495 V DC</td>
<td>188 µs</td>
</tr>
<tr>
<td>HS temperature (NTC)</td>
<td>18–111°C</td>
<td>100 µs</td>
</tr>
</tbody>
</table>

4.7 Limits and protections

4.7.1 Hardware

- **Trap**: The trap functionality of the CCU4 peripheral (slice 1) is used to provide protection to the PFC demo board in the fastest possible way. An active trap condition immediately switches off the PWM signal and brings the PFC into the inactive state. The trap signal is generated by the in-built over range comparators (ORC) in the input current and the output voltage paths, respectively: trap active: $I_{in} > 41.25$ A or $V_{out} > 495$ V DC
- The trap-state is irreversible and can only be overcome by a power-on reset of the PFC demo board.
- **Cycle by cycle (CBC) limit**: The external modulation functionality of the CCU4 peripheral (slice 1) is used to peak-limit the input current during each switching period. The level is set by using the analog comparator 0 (ACMP0): CBC limit active: $I_{in} > 32.7$ A. The CBC state is reset by hardware at the end of the switching period.

4.7.2 Software

- **Peak limit of input current reference (ICR)**: The software limits the maximum peak ICR to 25 A in the normal operating mode (sinusoidal input current) and in the mode where the ICR is doubled (non-sinusoidal input current). This accounts for a faster transient behavior in case of load-steps where the nominal input current of $15 A_{RMS}$ can shortly be exceeded.
- **RMS limit of ICR**: The software limits the RMS ICR to 15 A in case the RMS-value of the input voltage drops below 195 V AC. This is not valid for higher input voltages during a 5-second period caused by ICR doubling. The DC-link voltage will drop in case this protection is active.
- **Peak limit of measured output voltage**: The PFC is set to inactive state in case a value of more than 425 V DC is measured.
- **Temperature**: The converter is protected against overtemperature conditions caused by loss of fan cooling or excessive ambient temperature, which could cause failures of internal parts. The converter shuts down when the temperature monitored on the HS exceeds 93°C. This is latching-type protection.
- **Brown-out**: The converter has brown-out protection. The turn-on input voltage is 85 V AC. The turn-off input voltage is 65 V AC.
- **Output power**: There is protection for the output power, limiting the output power to 3278 W. The DC-link voltage will drop in case this protection is active.
4.8 Signaling

Three LEDs on the digital control board indicate operating conditions and errors:

- When the orange LED is fully on then it indicates the presence of Vin_range at the input (LED is on if $V_{inRMS} > 85$ V AC, LED is off if $V_{inRMS} < 65$ V AC).
- A blinking orange LED indicates the occurrence of an input current trap (fast blinking) or an output voltage trap (slow blinking).
- The green LED indicates the presence of Vout_range at the output (LED is on in the range $370$ V DC < $V_{out}$ < $410$ V DC).
- A blinking red LED indicates that the XMC 1302 microcontroller is up and running.
- When the red LED is fully on this indicates an active overtemperature protection (THS > 93°C).
5 ICE2QR4780Z controller for the auxiliary converter

5.1 Input and output requirements

The voltage needed to supply the control circuitry and the fan is provided by the dedicated flyback DC-DC converter ICE2QR4780Z, which is assembled on the power board. The DC-link voltage supplies this converter.

Table 7

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage range, $V_{aux_in_range}$</td>
<td>125–450 V DC</td>
</tr>
<tr>
<td>Nominal primary output voltage, $V_{aux_pri}$</td>
<td>12 V DC +/- 10 percent</td>
</tr>
<tr>
<td>Nominal secondary output voltage, $V_{aux_sec}$</td>
<td>12 V DC +/- 10 percent</td>
</tr>
<tr>
<td>Maximum output power, $P_{aux_out}$</td>
<td>6 W</td>
</tr>
</tbody>
</table>

5.2 Flyback transformer

The transformer design is based on a gapped ferrite core EE 16/8/5 with a horizontal bobbin. The total air gap is 0.2 mm. The selected core material is TDK N87 or equivalent.

The turn ratio is 184:15:15, resulting in 150 V (approximately) reflected primary transformer voltage.

Figure 23  Winding arrangement

The secondary winding (S) has safety insulation from the primary side, which is implemented using triple-insulated wire. The other windings are made of standard enameled wire. The HV primary winding (P1) is split into four layers.

Figure 24  Pin arrangement, top view
5.3 Switching frequency

The ICE2QR2280Z is a QR PWM controller with integrated 800 V CoolMOS™. The switching frequency depends on load power and input voltage, and is between 37 kHz and 125 kHz.

Figure 25 Drain-to-GND waveforms of the auxiliary power supply. 
Top: Demo board running at light load and fan not running  
Middle: Demo board running at mid load and the fan at a certain speed  
Bottom: Demo board running at full load and fan at full speed
Experimental results

6.1 Efficiency, PF and THD measurements with 650 V CoolMOS™ C7

Efficiency measurements were carried out with a WT3000 Yokogawa Precision Power Analyser registering 5-minute load-steps. Losses of the EMI and output filter are included. The fan was supplied from an external +12 V voltage source. Worth noting are the efficiencies at half- and full-load at both low-line (power derated to 1.3 kW) and high-line (nominal rated power of 3 kW).

### Table 8: Measurements at V_{in,AC} = 115 V AC at P_{out} = 1.3 kW

<table>
<thead>
<tr>
<th>P_{out,load} (%)</th>
<th>V_{in,AC} (V)</th>
<th>I_{in,AC} (A)</th>
<th>P_{in} (W)</th>
<th>V_{out} (V)</th>
<th>I_{in} (A)</th>
<th>P_{out} (W)</th>
<th>\eta (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>115.45</td>
<td>1.18</td>
<td>133.63</td>
<td>399.87</td>
<td>0.32</td>
<td>127.45</td>
<td>95.37</td>
</tr>
<tr>
<td>20</td>
<td>115.39</td>
<td>2.39</td>
<td>273.56</td>
<td>399.89</td>
<td>0.66</td>
<td>263.78</td>
<td>96.43</td>
</tr>
<tr>
<td>30</td>
<td>115.32</td>
<td>3.48</td>
<td>400.52</td>
<td>399.95</td>
<td>0.97</td>
<td>389.04</td>
<td>97.13</td>
</tr>
<tr>
<td>40</td>
<td>115.26</td>
<td>4.69</td>
<td>539.00</td>
<td>399.85</td>
<td>1.31</td>
<td>525.26</td>
<td>97.45</td>
</tr>
<tr>
<td>50</td>
<td>115.19</td>
<td>5.80</td>
<td>666.78</td>
<td>399.85</td>
<td>1.63</td>
<td>650.26</td>
<td>97.52</td>
</tr>
<tr>
<td>60</td>
<td>115.13</td>
<td>6.92</td>
<td>795.45</td>
<td>399.88</td>
<td>1.94</td>
<td>775.38</td>
<td>97.48</td>
</tr>
<tr>
<td>70</td>
<td>115.07</td>
<td>8.14</td>
<td>935.79</td>
<td>399.84</td>
<td>2.28</td>
<td>911.75</td>
<td>97.43</td>
</tr>
<tr>
<td>80</td>
<td>115.01</td>
<td>9.28</td>
<td>1065.69</td>
<td>399.84</td>
<td>2.59</td>
<td>1036.81</td>
<td>97.29</td>
</tr>
<tr>
<td>90</td>
<td>114.95</td>
<td>10.52</td>
<td>1207.67</td>
<td>399.79</td>
<td>2.93</td>
<td>1173.11</td>
<td>97.14</td>
</tr>
<tr>
<td>100</td>
<td>114.89</td>
<td>11.67</td>
<td>1338.68</td>
<td>399.80</td>
<td>3.25</td>
<td>1298.11</td>
<td>96.97</td>
</tr>
</tbody>
</table>

### Table 9: Measurements at V_{in,AC} = 230 V AC at P_{out} = 3 kW

<table>
<thead>
<tr>
<th>P_{out,load} (%)</th>
<th>V_{in,AC} (V)</th>
<th>I_{in,AC} (A)</th>
<th>P_{in} (W)</th>
<th>V_{out} (V)</th>
<th>I_{in} (A)</th>
<th>P_{out} (W)</th>
<th>\eta (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>230.89</td>
<td>1.35</td>
<td>305.24</td>
<td>399.86</td>
<td>0.75</td>
<td>297.92</td>
<td>97.60</td>
</tr>
<tr>
<td>20</td>
<td>230.82</td>
<td>2.68</td>
<td>615.01</td>
<td>399.82</td>
<td>1.51</td>
<td>604.77</td>
<td>98.34</td>
</tr>
<tr>
<td>30</td>
<td>230.76</td>
<td>3.97</td>
<td>914.05</td>
<td>399.81</td>
<td>2.25</td>
<td>900.59</td>
<td>98.53</td>
</tr>
<tr>
<td>40</td>
<td>230.70</td>
<td>5.27</td>
<td>1213.07</td>
<td>399.81</td>
<td>2.99</td>
<td>1196.05</td>
<td>98.60</td>
</tr>
<tr>
<td>50</td>
<td>230.63</td>
<td>6.61</td>
<td>1523.35</td>
<td>399.77</td>
<td>3.76</td>
<td>1502.14</td>
<td>98.61</td>
</tr>
<tr>
<td>60</td>
<td>230.57</td>
<td>7.92</td>
<td>1823.71</td>
<td>399.75</td>
<td>4.50</td>
<td>1797.61</td>
<td>98.57</td>
</tr>
<tr>
<td>70</td>
<td>230.49</td>
<td>9.27</td>
<td>2135.82</td>
<td>399.74</td>
<td>5.26</td>
<td>2104.01</td>
<td>98.51</td>
</tr>
<tr>
<td>80</td>
<td>230.43</td>
<td>10.58</td>
<td>2437.29</td>
<td>399.73</td>
<td>6.00</td>
<td>2399.20</td>
<td>98.44</td>
</tr>
<tr>
<td>90</td>
<td>230.36</td>
<td>11.95</td>
<td>2750.84</td>
<td>399.72</td>
<td>6.77</td>
<td>2705.42</td>
<td>98.35</td>
</tr>
<tr>
<td>100</td>
<td>230.29</td>
<td>13.26</td>
<td>3053.44</td>
<td>399.71</td>
<td>7.51</td>
<td>2999.92</td>
<td>98.25</td>
</tr>
</tbody>
</table>

For the sake of comparison and confirmation of the advantage of using 4-pin devices in terms of efficiency, the 650 V CoolMOS™ C7 45 mΩ in standard TO-247 packages can be also plug-and-play tested. The results are shown in Figure 26. One should be aware that the parasitic inductance of the source leads into the gate-driving circuitry, so the turn-off voltage spike in the drain-to-source voltage waveform needs to be carefully monitored, especially at low-line input voltages, e.g., V_{in,li} = 90 V AC. For this reason, the gate turn-off resistor must be changed and carefully selected. Similarly, the PF and iTHD must also be monitored during this process.
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Experimental results

Figure 26  Low- and high-line efficiency using 650 V CoolMOS™ C7 45 mΩ in TO-247 4-pin with $R_{g_{on}} = 8.2 \ \Omega$ and $R_{g_{off}} = 4.7 \ \Omega$ vs TO-247 with $R_{g_{on}} = 8.2 \ \Omega$ and $R_{g_{off}} = 18 \ \Omega$

Figure 27  PF at different low- and high-line input voltages using TO-247 4-pin devices only

Figure 28  Input current THD at different low- and high-line input voltages using TO-247 4-pin devices only
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Experimental results

6.2 Efficiency comparison with the latest 600 V CoolMOS™ P7 and competitors’ TO-247 4-pin MOSFETs

In order to demonstrate the attractive performance of CoolMOS™ C7 and P7, additional efficiency plug-and-play tests can be made on the demo board with different TO-247 4-pin devices from closest competitors’ R_{DS(on)} MOSFETs.

![Efficiency comparison graph]

Figure 29 Efficiency comparison when \( V_{in} = 230 \text{ V AC} \) among different TO-247 4-pin MOSFETs from closest competitors’ R_{DS(on)} MOSFETs

![Efficiency difference graph]

Figure 30 Efficiency difference when \( V_{in} = 230 \text{ V AC} \) among different TO-247 4-pin MOSFETs from closest competitors’ R_{DS(on)} MOSFETs

As can be appreciated in Figure 29 and Figure 30, the latest price–performance combination offer of 600 V CoolMOS™ P7 plus CoolSiC™ Generation 6 diodes gives the highest performance among the different tested solutions: around 0.15 percent efficiency difference at half-load compared to the closest competitor and around 0.2 percent more efficient at full-load compared to the closest competitor’s device.
6.3 Standby power consumption

Measurements performed with a WT330 Yokogawa digital power meter showed the following results for standby real power consumption of the demo board at no load:

Table 10

<table>
<thead>
<tr>
<th>Voltage Source</th>
<th>standby Power Consumption</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_in = 115 V AC</td>
<td>I_in &lt; 160 mA_rms, P_in &lt; 7.8 W</td>
</tr>
<tr>
<td>V_in = 230 V AC</td>
<td>I_in &lt; 300 mA_rms, P_in &lt; 7.4 W</td>
</tr>
</tbody>
</table>

6.4 Efficiency versus MOSFET stress

During the design process, there is always a trade-off between achieving high efficiency and semiconductor stress if the derating guidelines of the IPC 9592 standard are to be fulfilled. This stress depends on drain current, drain-to-source voltage, stray inductances of the package and PCB as well as the switching speed (di/dt). Depending on the requirements of the application, the designer can select the proper value of turn-on and turn-off gate resistors to achieve certain efficiency at a certain stress on the MOSFET.

The design for this board is aimed at achieving high efficiency by having very low switching losses in the MOSFETs. This is achieved by using:

- Very low turn-off resistors for each of the MOSFETs, with a value of 4.7 Ω. Compared to previous CoolMOS™ technologies, the 650V CoolMOS™ C7 technology keeps the drain-to-source voltage below the 80 percent derating factor during normal operation, i.e. < 520 V DC.

- If 600V CoolMOS™ P7 technology is decided to be evaluated by using the same turn-off resistor as mentioned above, be aware that the drain-to-source voltage is below the 90 percent derating factor during normal operation, i.e. < 540 V DC. If such value is not allowed then the turn-off resistor must be increased to the proper value.

- The TO-247 4-pin package, which allows clean PWM signals to the gate pin as the driver is referenced to the driver source (or Kelvin source) pin.
Experimental results

Figure 31  Left: Drain-to-source voltage waveform at turn-off with a peak voltage within the 20 percent derating limits  
Right: Gate-to-driver source voltage waveform (yellow), drain-to-driver source voltage waveform (cyan) and inductor current (magenta)

Higher efficiencies are possible by lowering the values of the turn-off gate resistors. However, the drain-to-source peak voltages as well the conducted EMI signals may exceed the allowed limits of the converter design. The designer must be aware of such limits during both steady-state and abnormal (AC-line drop-out or start-up) conditions.

6.5 Load-jumps

Key to the following figures:

- CH 2 (blue): PFC output voltage (with an offset of 300 V DC)
- CH 4 (green): Load current

Figure 32  Left: 1 A ➔ 7.5 A load-step; Right: 7.5 A ➔ 1 A load-step
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Experimental results

Figure 32 illustrates the response of the PFC converter during a load-step from light load to full load and vice-versa. In the first case, after sudden load demand, the minimum undervoltage is around 355 V DC and the maximum overshoot is around 417 V DC. In the second case, after sudden load release, the maximum overshoot is around 427 V DC. In both cases, the PFC controller returns to proper regulation in around 80 ms.

6.6 Start-up

The dual-boost PFC demo board has circuitry to limit the turn-on inrush current to around 35 A peak. Around 600 ms after powering up the system, the auxiliary supply will start-up and provide 12 V. Once all circuits are powered and the input voltage is higher than the brown-out threshold, then the microcontroller starts operating. The NTC limiter is then bypassed by the relay, and this effect can be clearly seen in Figure 33 as a slight increase in the PFC output voltage and the increase of the non-PF-corrected input current. As the microcontroller starts from zero, once it detects sufficient input current it starts to ramp up the output voltage to the desired set-point, 400 V DC. At this moment, the input current starts to become sinusoidal and PF-corrected. The duration from the moment the relay is fully on to the boosting of the output voltage differs according to the input voltage as well as the load conditions.

Key to the following two figures:

- CH 2 (blue): PFC output voltage
- CH 3 (magenta): 12 V DC from the auxiliary supply
- CH 4 (green): Input current

Figure 33 Left: Start-up at \( V_{\text{in}} = 115 \) V DC with a 500 W load; Right: Start-up at \( V_{\text{in}} = 230 \) V DC with a 1 kW load

6.7 AC-line drop-out

To demonstrate the robustness of the hold-up time design of the dual-boost PFC demo board, AC Line Drop Out (ACLOD) events can be tested in the worst operating conditions, i.e. no AC voltage from the grid during 10 ms happening at 90° or 270°, and using a DC electronic load demanding full load at constant power.
Experimental results

Key to the following two figures:

| CH 1 (blue) | Output voltage of the dual-boost PFC converter with an off-set of 300 V DC |
| CH 2 (red)  | Input voltage of the dual-boost PFC converter |
| CH 3 (pink) | Input current of the dual-boost PFC converter using a 50 V/A current probe |
| CH 4 (green)| Output current of the dual-boost PFC converter |

Figure 34  10 x 10 ms ACLDO events when $V_{\text{in}} = 230$ V AC at $P_{\text{out}} = 3$ kW

Figure 35  Detail of one of the ACLDO events when $V_{\text{in}} = 230$ V AC at $P_{\text{out}} = 3$ kW
Experimental results

As can be seen in Figure 34, the dual-boost PFC converter maintains error-free operation when subjected to the ten ACLDO events. Worth noting is that during this time-slot the output current is regulated even when the output voltage drops considerably but within the permitted limits. After PLD, the dual-boost PFC converter maintains normal operation.

Figure 35 is a detail of one of these events. The ACLDO event (red) happens at 270°C with a black-out of 10 ms, coming back at the most critical point, i.e. 90°, when the input current has its highest value. During this black-out, the output voltage can drop to a voltage higher than the 320 V limit (as stated in Table 1), which is sufficient to keep an LLC or a ZVS phase shift full bridge (PSFB) converter working at the rated load. When the AC-line voltage returns, the PFC controller boosts in current limit operating mode. This results in the sinusoidal truncated input current waveform (pink). When the output voltage reaches the minimum output OV threshold limit (as stated in Table 2), the PFC controller turns off immediately in order to avoid a higher output voltage than expected. Once the output voltage is within the regulation limits, the PFC controller starts regulating normally again within 3 AC cycles.

Figure 36

500 ms voltage dips with a voltage decrease to 130 V AC

Figure 36 shows other PLD events, commonly known as voltage dips or sags. In this particular case, the input voltage decreases to 130 V AC in 500 ms. As the graph on the left shows, the output voltage of the dual-boost PFC converter drops to a minimum value of around 338 V DC, but is still higher than the hold-up time output regulation limit. Once the voltage dip or sag is over, the OV seen at the output voltage is around 416 V DC, which is well below the minimum output OV threshold limit.

As can be seen on the right-hand side of Figure 36, during this voltage dip or sag there is more current demand on the input of the converter. As a result, the PFC controller works in current limit operation mode in order to maintain constant power at the load. This is shown by the sinusoidal truncated waveform (pink). The maximum peak current during this event, considering the 50 V/A current probe and the peak-to-peak voltage of 1.262 V (from Figure 36) is $50 \text{ (V/A)} \times 1.262/2 \text{ (V)} = 31.55 \text{ A}$. 


High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Experimental results

Figure 37 2 s voltage dip with a voltage decrease to 150 V AC

Figure 37 depicts another voltage dip or sag event. In this case, the input voltage decreases to 150 V AC in 2 seconds. As the left-hand image shows, the output voltage (blue) varies from 360 V DC to 403 V DC. This wide variation is due to the fact that the PFC controller tries to keep a constant current (green) at the output at a reduced input voltage while maintaining the current limit operation of the dual-boost PFC converter below the maximum peak current limit of 32 A, as seen in the right-hand image.

After the sag events shown in Figure 36 and Figure 37, the demo board maintains error-free operation, which is a feature demanded by all PFC converters in server, telecom and industrial applications.

6.8 Surge test

To demonstrate the reliability of the topology when active rectification is employed, 1 kV and 2 kV line-to-neutral surge pulse tests at the input can be run on the demo board to verify the stress on the actual active rectification MOSFETs Q3 and Q4.

Key to the following two figures:

<table>
<thead>
<tr>
<th>CH 1 (yellow)</th>
<th>Input voltage of the demo board</th>
</tr>
</thead>
<tbody>
<tr>
<td>CH 2 (blue)</td>
<td>Drain-to-source voltage of the active rectification MOSFET Q3</td>
</tr>
<tr>
<td>CH 3 (magenta)</td>
<td>Output voltage of the demo board</td>
</tr>
<tr>
<td>CH 4 (green)</td>
<td>Drain current through the active rectification MOSFET Q4</td>
</tr>
</tbody>
</table>
Experimental results

Figure 38  1 kV line-to-neutral surge tests at 270°C when \( V_{in} = 230 \) V AC and \( P_{out} = 1 \) kW.
Top left: The yellow horizontal lines indicate the 553 V difference between AC-line peak voltage and surge peak voltage
Top right: The green horizontal lines indicate the 68 A surge peak current through the active rectification MOSFET Q4
Bottom: The blue horizontal lines indicate the maximum voltage of 414.5 V across the non-active rectification MOSFET Q3
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Experimental results

Figure 39 2 kV line-to-neutral surge tests at 270°C when $V_{in} = 230$ V AC and $P_{out} = 1$ kW

Top left: The yellow horizontal lines indicate the 542 V positive and the 1248 V negative surge peak voltages in the input voltage

Top right: The green horizontal lines indicate the 130 A surge peak current through the active rectification MOSFET Q4

Bottom left: The blue horizontal lines indicate the maximum voltage of 428 V across the non-active rectification MOSFET Q3

Bottom right: The magenta horizontal lines indicate the maximum OV of around 420 V at the output voltage

As clearly shown in Figure 38 and Figure 39, potential surges coming from the AC-line do not represent a serious threat to the integrity of the active rectification MOSFETs Q3 and Q4, because:

- Before the HV surges reach the bridgeless dual-PFC converter, the AC plug, internal cabling and EMI filter present certain impedance that attenuates the energy of the surge, as can be read in the yellow waveform cursor measurements in the previous figures.

- During positive HV surges the bridge rectifier diodes D5 and D6 perform as bypass diodes and the three bulk capacitors absorb the energy of this effect. The eventual huge but quite narrow current surge slightly charges the three capacitors, which results in a noticeable but harmless voltage overshoot, as shown in the magenta waveforms (converter output) as well as in the blue waveforms (drain-to-source voltage in the...
Experimental results

actual untriggered active rectification MOSFET). These eventual voltage overshoots are far below the minimum drain-to-source breakdown voltage of the untriggered active rectification MOSFET.

- The huge but quite narrow current surges also circulate through the actual triggered active rectification MOSFET. However, the peak value of such current spikes, 68 A for the 1 kV surge and 130 A for the 2 kV one, are still lower than the MOSFET/body diode pulsed drain current capability, in this case 212 A.

- During negative HV surges the bridge rectifier diodes D3 and D4 clamp down the voltage at the input of the converter to their corresponding forward voltage.
7 Demo board

Figure 40 3 kW 90 kHz dual-boost PFC demo board

7.1 Power board

7.1.1 Schematics

Filters are not normally used at the output of PFC boost converters. This demo board uses the output filter L3-C6-C36-C37-C38 just for reliable efficiency measurements. If this demo is to be used as reference design for a complete power supply solution, this output filter must be disregarded.
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

**Figure 42** Schematics of the 1EDIx gate drivers for the PFC MOSFETs as well as the 2EDN gate driver used in this case as a buck converter for controlling the speed of the fan

**Figure 43** Schematics of the firing control circuitry for the active rectification MOSFETs Q3 and Q4
High-efficiency 3 kW bridgeless dual-boost PFC demo board

90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board

Figure 44  Schematics of the current sense (CS)

Figure 45  Schematics of the circuitry around the connector where the control daughter card is plugged in
7.1.2 PCB layout

As shown in the cyan rectangle highlighted in Figure 46, the layout of the board allows the user to evaluate the performance of the dual-boost PFC converter using either TO-247 3-pin or TO-247 4-pin Q1 and Q2 PFC MOSFETs. The pin configuration is as follows:

Figure 47 Pin configuration for TO-247 3-pin and TO-247 4-pin devices

Please be aware that when using TO-247 3-pin devices, 0 Ω resistors must be populated in R1 and R2, as indicated by the yellow arrows shown in the figure below.
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board

7.1.3 BOM

Table 11 BOM of the power board

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Designator</th>
<th>Value</th>
<th>Description</th>
<th>Footprint</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>R1, R2, R20, R71</td>
<td>Not populated</td>
<td>Resistors not populated</td>
<td>RESC2012N</td>
</tr>
<tr>
<td>1</td>
<td>R52</td>
<td>47 k</td>
<td>0.125 W TK100 1% 150 V</td>
<td>RESC2012N</td>
</tr>
<tr>
<td>6</td>
<td>R38, R39, R40, R48, R49, R50</td>
<td>43 k</td>
<td>0.25 W TK100 1% 200 V</td>
<td>RESC3216N</td>
</tr>
<tr>
<td>3</td>
<td>R7, R11, R67</td>
<td>22 R</td>
<td>0.125 W TK100 1% 150 V</td>
<td>RESC2012N</td>
</tr>
<tr>
<td>3</td>
<td>R36, R37, R70</td>
<td>20 R</td>
<td>1 W TK50 1% 500 V</td>
<td>RESMELF5822N</td>
</tr>
<tr>
<td>2</td>
<td>R43, R53</td>
<td>20 k</td>
<td>0.125 W TK100 1% 150 V</td>
<td>RESC2012N</td>
</tr>
<tr>
<td>3</td>
<td>R44, R45, R73</td>
<td>10 k</td>
<td>0.125 W TK100 1% 150 V</td>
<td>RESC2012N</td>
</tr>
<tr>
<td>2</td>
<td>R9, R13</td>
<td>8R2</td>
<td>0.25 W TK100 5% 200 V</td>
<td>RESC3216N</td>
</tr>
<tr>
<td>4</td>
<td>R10, R14, R46, R47</td>
<td>4R7</td>
<td>0.25 W TK100 5% 200 V</td>
<td>RESC3216N</td>
</tr>
<tr>
<td>9</td>
<td>R56, R57, R58, R59, R60, R61, R62, R63, R64</td>
<td>560 k/0.1% 0.25 W TK25 0.1% 200 V</td>
<td>RESC3216N</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R6</td>
<td>B57364S0100M</td>
<td>NTC inrush 10 R 3300 k 7.5 A</td>
<td>B57364-Sxxx</td>
</tr>
<tr>
<td>5</td>
<td>R8, R12, R15, R18, R19</td>
<td>100 R</td>
<td>0.125 W TK100 1% 150 V</td>
<td>RESC2012N</td>
</tr>
<tr>
<td>3</td>
<td>R3, R4, R5</td>
<td>150 k</td>
<td>0.25 W TK100 1% 200 V</td>
<td>RESC3216N</td>
</tr>
<tr>
<td>1</td>
<td>R42</td>
<td>0 R</td>
<td></td>
<td>RESC2012N</td>
</tr>
<tr>
<td>4</td>
<td>R16, R17, R21, R72</td>
<td>2R2</td>
<td>0.25 W TK100 5% 200 V</td>
<td>RESC3216N</td>
</tr>
<tr>
<td>2</td>
<td>R41, R51</td>
<td>1K8</td>
<td>0.125 W TK100 1% 150 V</td>
<td>RESC2012N</td>
</tr>
<tr>
<td>1</td>
<td>RV1</td>
<td>S20K275 Epcos B72220S0271K101</td>
<td>Varistor 275 V 1 W</td>
<td>S2OK275</td>
</tr>
<tr>
<td>1</td>
<td>R55</td>
<td>NTCALUG02A103G</td>
<td>NTC 10 k 3984K</td>
<td>B57703-Mxxx</td>
</tr>
<tr>
<td>4</td>
<td>C16, C19, C20, C34</td>
<td>100 pF</td>
<td>100 pF 50 V C0G 5% - 55/125°C</td>
<td>CAPC2012N</td>
</tr>
<tr>
<td>4</td>
<td>C6, C36, C37, C38</td>
<td>100 nF/630 V</td>
<td>100 nF 630 V X7R 10% - 55/125°C flex</td>
<td>CAPC4520N</td>
</tr>
<tr>
<td>6</td>
<td>C7, C14, C17, C26, C27, C33</td>
<td>100 nF 100 nF 50 V X7R 5% - 55/125°C</td>
<td>CAPC2012N</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>C2, C3, C4</td>
<td>390 µF/450 V</td>
<td>390 µF 450 V</td>
<td>CAPPR10-35x30</td>
</tr>
<tr>
<td>1</td>
<td>C5</td>
<td>2.2 µF/275 V/X2</td>
<td>2.2 µF 275 V X2</td>
<td>CAPR22.5-13X26X22</td>
</tr>
<tr>
<td>5</td>
<td>C1, C8, C9, C12, C13</td>
<td>2.2 nF/300 V/Y2</td>
<td>2.2 nF 300 V/Y2</td>
<td>CAPR7.5-9X4</td>
</tr>
<tr>
<td>1</td>
<td>C21</td>
<td>330 µF/25 V</td>
<td>330 µF 25 V</td>
<td>CAPPR3.5-8x11</td>
</tr>
<tr>
<td>2</td>
<td>C23, C24</td>
<td>2.2 nF/630 V</td>
<td>2.2 nF 630 V NP0 5%</td>
<td>CAPC3216N</td>
</tr>
<tr>
<td>5</td>
<td>C15, C18, C22, C25, C32</td>
<td>4.7 µF</td>
<td>4.7 µF 25 V X7R 10%</td>
<td>CAPC3216N</td>
</tr>
<tr>
<td>2</td>
<td>C10, C11</td>
<td>1.0 µF/275 V/X2</td>
<td>1.0 µF 275 V X2</td>
<td>CAPR22.5-7X26X16_HOR, CAPR22.5-11X26X20</td>
</tr>
<tr>
<td>2</td>
<td>L1, L2</td>
<td>254 mH</td>
<td>PFC choke: CH270060E18 core with</td>
<td>RKV-30X23RM23D1.8</td>
</tr>
</tbody>
</table>
### High-efficiency 3 kW bridgeless dual-boost PFC demo board

90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

**Demo board**

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>L4, L5</td>
<td>CM 2 x 3.0 mH Input CM choke</td>
</tr>
<tr>
<td>T1, T2</td>
<td>B82801C0145A050 SMT CS transformers, 50:1, 1.4 mH B82801C</td>
</tr>
<tr>
<td>L7</td>
<td>100 µH/0.65 A SMD inductor 100 µH/0.65 A INDP6262N</td>
</tr>
<tr>
<td>L3</td>
<td>2 x 1 mH/10 A_WUE744824101 Output CM choke WUE-CM_744824xxx</td>
</tr>
<tr>
<td>D8, D9</td>
<td>STTH102A Ultrafast diode SMA</td>
</tr>
<tr>
<td>D5</td>
<td>SMAJ15 Supressor diode SMA</td>
</tr>
<tr>
<td>D3</td>
<td>LVB2560 Rectifier diode 600 V 25 A REC-GSIB-5S</td>
</tr>
<tr>
<td>D12, D13</td>
<td>BZX84/C75 Zener diode SOT23-3N</td>
</tr>
<tr>
<td>D4, D10, D11, D16, D17</td>
<td>1N4448W-7-F Fast-switching diode SOD123</td>
</tr>
<tr>
<td>D1, D2</td>
<td>DH16G65C5 Schottky diode TO220-AC</td>
</tr>
<tr>
<td>Q5</td>
<td>BCR503 NPN digital transistor SOT23-3N</td>
</tr>
<tr>
<td>Q1, Q2</td>
<td>IPZ65R045C7 CoolMOS™ power MOSFET TO247-5</td>
</tr>
<tr>
<td>Q3, Q4</td>
<td>IPW65R045C7 CoolMOS™ power MOSFET TO247</td>
</tr>
<tr>
<td>IC3, IC8</td>
<td>2EDN7524F Treiber low-side dual non-inverting MOSFET SOIC127P600-8N</td>
</tr>
<tr>
<td>IC1, IC2</td>
<td>1EDI60N12AF Isolated gate driver SOIC127P600-8N</td>
</tr>
<tr>
<td>IC6</td>
<td>TL431AIDBZR Adjustable precision shunt regulator SOT23-3N</td>
</tr>
<tr>
<td>IC7, IC9</td>
<td>74HC132D Logic quad dual-input NAND gate with Schmitt trigger inputs SOIC127P600-14N</td>
</tr>
<tr>
<td>X6</td>
<td>WUE-WR-MM_690357102072 Mini module plug connector WUE-WR-MM_MAL_POL_THT</td>
</tr>
<tr>
<td>X4</td>
<td>GMSTBA 2.5/2-G-7.62 Phoenix board connector GMSTBA2.5/2-G-7.62</td>
</tr>
<tr>
<td>KC6, KC7</td>
<td>THFA 3 Heatsink clips</td>
</tr>
<tr>
<td>KC1, KC2, KC3, KC4</td>
<td>THFA 1 Heatsink clips</td>
</tr>
<tr>
<td>X5, X7, X8</td>
<td>KK6410_02 Molex dual-position plug connector KK6410_2</td>
</tr>
<tr>
<td>IF1</td>
<td>KUBG20 Thermally conductive thermo-silicone film 90 x 30 mm</td>
</tr>
<tr>
<td>IF2</td>
<td>KUBG20 Thermally conductive thermo-silicone film 40 x 30 mm</td>
</tr>
<tr>
<td>KK1</td>
<td>Heatsink 1 mm wide x 160 mm long copper heatsink</td>
</tr>
</tbody>
</table>
7.2 Auxiliary power supply daughter card

7.2.1 Schematics

![Schematic of the daughter card connector](image1)

Figure 49 Schematic of the daughter card connector

7.2.2 PCB layout

![View of the auxiliary power supply daughter card – PCB top layer](image2)

Figure 50 View of the auxiliary power supply daughter card – PCB top layer
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board

![Image](image-url)

**Figure 51** View of the auxiliary power supply daughter card – PCB bottom layer

### 7.2.3 BOM of the power board

<table>
<thead>
<tr>
<th>Table 12</th>
<th>BOM of the auxiliary power supply daughter card</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quantity</td>
<td>Designator</td>
</tr>
<tr>
<td>1</td>
<td>C4</td>
</tr>
<tr>
<td>1</td>
<td>C8</td>
</tr>
<tr>
<td>1</td>
<td>C7</td>
</tr>
<tr>
<td>1</td>
<td>C2</td>
</tr>
<tr>
<td>1</td>
<td>C1</td>
</tr>
<tr>
<td>1</td>
<td>C5</td>
</tr>
<tr>
<td>2</td>
<td>C3, C6</td>
</tr>
<tr>
<td>1</td>
<td>D3</td>
</tr>
<tr>
<td>1</td>
<td>IC1</td>
</tr>
<tr>
<td>1</td>
<td>T1</td>
</tr>
<tr>
<td>1</td>
<td>R6</td>
</tr>
<tr>
<td>1</td>
<td>R3</td>
</tr>
<tr>
<td>1</td>
<td>R5</td>
</tr>
<tr>
<td>2</td>
<td>R7, R8</td>
</tr>
<tr>
<td>1</td>
<td>R9</td>
</tr>
<tr>
<td>1</td>
<td>R4</td>
</tr>
<tr>
<td>2</td>
<td>R1, R2</td>
</tr>
<tr>
<td>1</td>
<td>D2</td>
</tr>
<tr>
<td>2</td>
<td>D1, D5</td>
</tr>
<tr>
<td>1</td>
<td>D4</td>
</tr>
</tbody>
</table>
High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Demo board

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>D6</td>
<td>BZX384B11-V</td>
<td>11 V nener diode</td>
</tr>
<tr>
<td>1</td>
<td>Q1</td>
<td>BC846B</td>
<td>NPN transistor</td>
</tr>
</tbody>
</table>

7.3 Digital controller daughter card

7.3.1 Schematics

Figure 52 Schematic of the digital controller daughter card

7.3.2 PCB layout

Figure 53 View of the digital controller daughter card PCB top layer
### BOM of the digital controller

#### Table 13  BOM of the digital controller daughter card

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Designator</th>
<th>Value</th>
<th>Description</th>
<th>Footprint</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>C4, C5, C10, C13</td>
<td>10 nF</td>
<td>10 nF 50 V X7R 10% -55/125°C</td>
<td>CAPC1608N</td>
</tr>
<tr>
<td>2</td>
<td>C6, C14</td>
<td>100 nF</td>
<td>100 nF 50 V X7R 10% -55/125°C</td>
<td>CAPC1608N</td>
</tr>
<tr>
<td>2</td>
<td>C7, C17</td>
<td>470 pF</td>
<td>470 pF 50 V 10% -55/125°C</td>
<td>CAPC1608N</td>
</tr>
<tr>
<td>3</td>
<td>C8, C9, C16</td>
<td>1.0 µF</td>
<td>1.0µF 16 V X7R 10% -55/125°C</td>
<td>CAPC1608N</td>
</tr>
<tr>
<td>3</td>
<td>C11, C12, C15</td>
<td>1.0 nF</td>
<td>1.0 nF 50 V C0G 5% -55/125°C</td>
<td>CAPC1608N</td>
</tr>
<tr>
<td>1</td>
<td>C3</td>
<td>4.7 µF</td>
<td>4.7µF 25 V X7R 10%</td>
<td>CAPC3216N</td>
</tr>
<tr>
<td>2</td>
<td>C1, C2</td>
<td>47 µF/10 V</td>
<td>47 µF 10 V 125°C</td>
<td>CAPMP4726X20N</td>
</tr>
<tr>
<td>1</td>
<td>L1</td>
<td>BLM21PG331SN1D</td>
<td>Ferrite bead 330 Ω, 1.5 AA</td>
<td>INDP2012N</td>
</tr>
<tr>
<td>1</td>
<td>D1</td>
<td>LSA676-P2S1-1-Z</td>
<td>Hyper-bright super-red LED</td>
<td>LED_LxA670</td>
</tr>
<tr>
<td>1</td>
<td>D2</td>
<td>LYA676-Q2T1-26-Z</td>
<td>Low-current yellow LED</td>
<td>LED_LxA670</td>
</tr>
<tr>
<td>1</td>
<td>D3</td>
<td>LGA676-P1Q2-24-Z</td>
<td>Hyper-bright green LED</td>
<td>LED_LxA670</td>
</tr>
<tr>
<td>7</td>
<td>R1, R10, R14, R17, R26, R27, R31</td>
<td>10 R</td>
<td>0.1 W TK100 1.0% 50 V</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>5</td>
<td>R2, R4, R5, R9, R28</td>
<td>1K0</td>
<td>0.1 W TK100 1.0% 50 V,</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>1</td>
<td>R6</td>
<td>100 k</td>
<td>0.1 W TK100 1.0% 50 V</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>4</td>
<td>R7, R8, R12, R19</td>
<td>12 k</td>
<td>0.1 W TK100 1.0% 50 V</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>3</td>
<td>R13, R15, R21</td>
<td>220 R</td>
<td>0.1 W TK100 1.0% 50 V</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>3</td>
<td>R16, R20, R24</td>
<td>10 k</td>
<td>0.1 W TK100 1.0% 50 V</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>5</td>
<td>R18, R22, R25, R29, R30</td>
<td>18 k/0.1%</td>
<td>0.1 W TK25 0.1% 75 V</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>1</td>
<td>R23</td>
<td>82 k</td>
<td>0.1 W TK100 1.0% 50 V</td>
<td>RESC1608N</td>
</tr>
<tr>
<td>1</td>
<td>R3</td>
<td>27 R</td>
<td>1 W TK50 1% 500 V</td>
<td>RESMELF5822N</td>
</tr>
<tr>
<td>1</td>
<td>X1</td>
<td>SAM-TSM-104-01-L-DH-A</td>
<td>2x4 SMT connector</td>
<td>SAM-TSM-104-01-X-DHA-Revers</td>
</tr>
<tr>
<td>1</td>
<td>IC2</td>
<td>IFX4949</td>
<td>Voltage regulator</td>
<td>SOIC127P600-8N</td>
</tr>
<tr>
<td>1</td>
<td>IC1</td>
<td>XMC1302-T038X0200 AB</td>
<td>Microcontroller</td>
<td>SOP50P640-38N</td>
</tr>
<tr>
<td>1</td>
<td>IC3</td>
<td>MCP6021T-E/OT</td>
<td>Operational amplifier</td>
<td>SOT23-5N</td>
</tr>
<tr>
<td>1</td>
<td>X3</td>
<td>WUE-WR-MM_690368172072</td>
<td>Mini module socket connector</td>
<td>WUE-WR-MM_FEM_ANG_POL_THT</td>
</tr>
</tbody>
</table>
8 Useful materials, links and references

- 650 V CoolMOS™ C7 webpage
  www.infineon.com/650v-C7

- CoolSiC™ Schottky diode 650 V G5 webpage

- EiceDRIVER™ 1EDI isolated gate driver
  https://www.infineon.com/cms/en/product/power/gate-driver-ics/galvanic-isolated-gate-driver/1EDI60N12AF/productType.html?productType=db3a3044426a54fb01426c0d4c181378

- EiceDRIVER™ 2EDN7524F non-isolated gate driver

- XMC 1302 32-bit microcontroller with ARM® Cortex-M0

- ICE2QR4780Z flyback controller
  https://www.infineon.com/cms/en/product/power/ac-dc-power-conversion/ac-dc-integrated-power-stage-coolset/ac-dc-quasi-resonant-coolset/ICE2QR4780Z/productType.html?productType=db3a30432a7fedfc012ab2458b0c36ff


High-efficiency 3 kW bridgeless dual-boost PFC demo board
90 kHz digital control design based on 650 V CoolMOS™ C7 in TO-247 4-pin

Revision history

<table>
<thead>
<tr>
<th>Page or reference</th>
<th>Description of change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>