# XMC<sup>TM</sup> in application Power Management Bus (PMBus<sup>TM</sup>) XMC<sup>TM</sup> microcontrollers August 2016





#### Agenda (1/2)

1	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
6	Software overview
7	Highlight MCU features
8	Get started



#### Agenda (2/2)

#### 9 Resource listing

## infineon

	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
6	Software overview
7	Highlight MCU features
8	Get started

#### Power Management Bus (PMBus™) – Overview

- The Power Management Bus (PMBus<sup>™</sup>) is a standard for communication and power management in terms of :
  - Inventory
    - e.g.: Device ID
  - Configuration
    - e.g.: On/Off configuration, fault/warnings
  - Control
    - e.g.: Sequencing delay/rampfault response
  - Telemetry
    - e.g.:  $V_{out}$ ,  $I_{out}$ , power, temperature, peak values
  - Status
    - e.g.: Comms, date, temp





## infineon

1	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
6	Software overview
7	Highlight MCU features
8	Get started

Power Management Bus (PMBus<sup>™</sup>) – Key features




- > Free and open standard
- Based on I2C:
  - Bi-directional communication between master and slave
- > Low cost
- Robust protocol:
  - Timeouts forcing bus reset
  - SMBALERT# line for interrupts
  - Packet error checking (PEC)
  - Host notify
  - CONTROL signal for on/off control

## infineon

1	Overview
2	Key Features
3	Specification
4	System Block Diagram
5	Hardware Overview
6	Software Overview
7	Highlight MCU Features
8	Get Started

# Power Management Bus (PMBus<sup>™</sup>) – Specification (1/4)





#### PMBus<sup>™</sup> frame structure

Copyright © Infineon Technologies AG 2016. All rights reserved.

# Power Management Bus (PMBus<sup>™</sup>) – Specification (2/4)




- > Nominal bus voltage: 2.7  $V_{DC}$  to 5.5  $V_{DC}$
- > Baudrate : 100 Kbit/s or 400 Kbit/s
- > Several format frame (protocols) supporting many functional commands

Command Code	Command Name	SMBus Transaction Type	Number Of Data Bytes	Reserved I For Future Use	Reserved For Future Use	
00h	PAGE	R/W Byte	1			
01h	OPERATION	R/W Byte	1			
02h	ON_OFF_CONFIG	R/W Byte	1			
03h	CLEAR_FAULTS	Send Byte	0	Send By	vte	S Addr WA Data AP
04h	PHASE	R/W Byte	1		,	
05h	Reserved					
06h	Reserved			Receive	e Byte	S Addr. R A Data <u>A</u> P
07h	Reserved					
08h	Reserved					
09h	Reserved			Write B	yte	S Addr WA Command A Data AP
0Ah	Reserved					
0Bh	Reserved			Write W	Vord	S Addr. WA Command A Data (L) A Data (H) A P
0Ch	Reserved				- or u	
0Dh	Reserved					
0Eh	Reserved			Read By	yte	S Addr WA Command A S Addr RA Data A P
0Fh	Reserved					
10h	WRITE_PROTECT	R/W Byte	1			
11h	STORE_DEFAULT_ALL	Send Byte	0	Read W	ord	S Addr WA Command A S Addr R A Data (L) A Data (H) A
12h	RESTORE_DEFAULT_ALL	Send Byte	0			
13h	STORE_DEFAULT_CODE	Write Byte	1	Host No	otify Protocol	S Host Addr WA Device Addr A Data A Data A P
14h	RESTORE_DEFAULT_CODE	Write Byte	1	nostric	ing Protocol	
15h	STORE_USER_ALL	Send Byte	0			
16h	RESTORE_USER_ALL	Send Byte	0			
17h	STORE_USER_CODE	Write Byte	1			
18h	RESTORE_USER_CODE	Write Byte	1			
19h	CAPABILITY	Read Byte	1			

# Power Management Bus (PMBus<sup>™</sup>) – Specification (3/4)



#### **Status Registers**



# Power Management Bus (PMBus<sup>™</sup>) – Specification (4/4)




- > Parametric information
  - Input voltage
  - Input current
  - Output voltage
  - Output current
  - Temperature (up to 3 sensors)
  - Fan speed (up to 2 fans)
  - Duty cycle
  - Switching frequency

## infineon

	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
6	Software overview
7	Highlight MCU features
8	Get started

Power Management Bus (PMBus<sup>™</sup>) – System block diagram (1/2)






Copyright  $\odot$  Infineon Technologies AG 2016. All rights reserved.

#### Power Management Bus (PMBus<sup>™</sup>) – System block diagram (2/2)



#### **Application example – server system**

- Power supplies for server application
- Load sharing capability with OR-ing
- > Use PMBus<sup>™</sup> to turn-on and turn-off one power supply for efficiency purpose



## infineon

1	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
5 6	Hardware overview Software overview

#### Power Management Bus (PMBus<sup>™</sup>) – Hardware overview (1/2)




- Several peripherals can are used for supporting the characteristic of the PMBus<sup>™</sup>:
  - USIC module for the I2C layer
  - NVIC for handling the interrupts
  - ERU for checkings
  - SYSTICK for the timeouts
  - GPIO for SMBALERT# and control signals

Power Management Bus (PMBus<sup>™</sup>) – Hardware overview (2/2)



- > USIC module
  - Each USIC module provides two universal serial communication channels to interface with external devices. It is tailored for various serial protocols like I2C. A shared 64 words FIFO buffer is available in each USIC module




## infineon

	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
6	Software overview
7	Highlight MCU features
8	Get started

#### Copyright © Infineon Technologies AG 2016. All rights reserved.

#### Power Management Bus (PMBus<sup>™</sup>) – Software overview (1/3)


- Based XMC<sup>™</sup> Lib, PMBus<sup>™</sup> Lib gives the user all the software utilities for implementing the slave part of the PMBus<sup>™</sup> Rev. 1.2 in Infineon XMC<sup>™</sup> microcontrollers.
- Commands can be added easily at any time
- > Up to 400 kHz I2C
- > Files included:
  - xmc\_pmbus\_common\_conf.h
    - General configuration of the library
  - xmc\_pmbus\_common.h
    - Common APIs and configuration structures
  - xmc\_pmbus\_common.c
    - Array of commands and common APIs implementation
  - xmc\_pmbus\_slave.h
    - Slave APIs and configuration structures
  - xmc\_pmbus\_slave.c
    - Slave APIs implementation






#### Power Management Bus (PMBus<sup>™</sup>) – Software overview (2/3)





#### Power Management Bus (PMBus<sup>™</sup>) – Software overview (3/3)





Flow chart: Power Management Bus (PMBus<sup>™</sup>) – software overview

## infineon

	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
6	Software overview
7	Highlight MCU features
8	Get started

#### Power Management Bus (PMBus<sup>™</sup>) – Highlight MCU features – PMBus<sup>™</sup> Lib




- > Library available supporting main characteristic of the protocol:
  - SMBALERT#
  - Host notify
  - Control signal
  - PEC
  - Timeout
  - Supports all types of PMBus<sup>™</sup> data format:
    - Linear
    - DIRECT
    - VID (only for V<sub>out</sub> commands)

#### Power Management Bus (PMBus<sup>™</sup>) – Highlight MCU features - USIC module (1/4)



- > USIC module
  - Each USIC module provides two universal serial communication channels to interface with external devices. It is tailored for various serial protocols like I2C. A shared 64 words FIFO buffer is available in each USIC module



Power Management Bus (PMBus<sup>™</sup>) – Highlight MCU features - USIC module (2/4)




- > USIC module
  - 64-words FIFO buffer available
    - All data need to be transmitted can be pushed into the FIFO
    - This can offload the CPU. It can perform other tasks while the USIC is transmitting
  - Efficient frame handling, low software effort
    - In slave mode, the I2C module decodes and send acknowledgement signal without any software handling
  - Up to 400 kHz I2C

#### Power Management Bus (PMBus<sup>™</sup>) – Highlight MCU features - USIC module (3/4)



- > Each channel offers several possible input and output pins
- > Pin reconfiguration without resetting the device
- Refer to USIC-interconnect chapter in device reference manual on the available pins for USIC transmit and receive pin




#### Power Management Bus (PMBus<sup>™</sup>) – Highlight MCU features - USIC module (4/4)



- > Interrupts for every protocol
  - Transmit shift interrupt (TSI)
  - Transmit buffer interrupt (TBF)
  - Standard receive interrupt (RI)
  - Received start interrupt (RSI)
  - Alternative receive interrupt(ARI)
  - Data lost interrupt

#### > I2C protocol related interrupt

- Start condition (START)
- Stop condition (STOP)
- ACK received (ACK)
- NACK received
- Slave read request
- Repeated start condition



## infineon

	Overview
2	Key features
3	Specification
4	System block diagram
5	Hardware overview
6	Software overview
7	Highlight MCU features
8	Get started

#### Power Management Bus (PMBus<sup>™</sup>) – Get started – PMBus<sup>™</sup> Lib (1/7)



- > Include the library in an existing project
- Configure the library in "xmc\_pmbus\_common\_conf.h":
  - 1. Chose the available/s channels:
    - **#define** XMC\_PMBUS\_NODE\_USICx\_CHy XMC\_PMBUS\_ENABLE
  - 2. Enable the required library features using the XMC\_PMBUS\_ENABLE macro:
    - Timeout, control signal, smbalert and host notify
  - 3. Configure the length of the slave buffer and microseconds of timeout if required:
    - #define XMC\_PMBUS\_MICRO\_SECS (900U)
    - #define XMC\_PMBUS\_SLAVE\_MAX\_DATA\_LENGTH (0x0FU)

#### Power Management Bus (PMBus<sup>™</sup>) – Get started – PMBus<sup>™</sup> Lib (2/7)



 Create XMC\_PMBUS\_NODE\_CONFIG\_t for the main slave configuration

```
const XMC_PMBUS_NODE_CONFIG_t slave1_config =
{
    /* Channel of the USIC */
    .channel = XMC_USIC1_CH1,
    /* Pointer to initialization structure I2C protocol */
    .i2c_config = &slave1_i2c_config,
    /* Protocol interrupt config*/
    .protocol_irq_sr = (uint8_t)XMC_PMBUS_USIC1_CH1_PROTOCOL_IRQ_SR,
    protocol_irq_sr = (Uint8_t)X
```

```
.protocol_irq_nvic_node = (IRQn_Type)XMC_PMBUS_USIC1_CH1_PROTOCOL_IRQ_NVIC_NODE,
.protocol_irq_prio = (uint32_t)XMC_PMBUS_USIC1_CH1_PROTOCOL_IRQ_PRIO,
```

```
/* RX interrupt */
.rx_fifo_irq_sr = (uint8_t)XMC_PMBUS_USIC1_CH1_RX_FIF0_IRQ_SR,
.rx_fifo_irq_nvic_node = (IRQn_Type)XMC_PMBUS_USIC1_CH1_RX_FIF0_IRQ_NVIC_NODE,
.rx_fifo_irq_prio = (uint32_t)XMC_PMBUS_USIC1_CH1_RX_FIF0_IRQ_PRIO,
```

```
/* SCL line config structure */
.scl_pin_config = &pmbus_scl,
/*SCL port and pin selection */
```

```
.scl_port = XMC_GPI0_PORT0,
.scl_pin = 10U,
```

#### Power Management Bus (PMBus<sup>™</sup>) – Get started – PMBus<sup>™</sup> Lib (3/7)



 Create XMC\_PMBUS\_NODE\_CONFIG\_t for the main slave configuration

```
/*SCL Input multiplexer selection*/
.scl_source = (uint8_t)USIC1_C1_DX1_P0_10,
/* SDA line config structure */
.sda_pin_config = &pmbus_sda,
```

```
/*SDA port and pin selection */
.sda_port = XMC_GPIO_PORT4,
.sda_pin = 2U,
```

```
/*SCL Input multiplexer selection*/
.sda_source = (uint8_t)USIC1_C1_DX0_P4_2,
```

```
/* CAPABILITY */
.capability.pec = XMC_PMBUS_DISABLE,
.capability.smb_alert = XMC_PMBUS_DISABLE,
.capability.max_bus_speed = XMC_PMBUS_SPEED_400KHZ,
```

```
/* Control signal and timeout disables*/
.control_io_enable = XMC_PMBUS_DISABLE,
.timeout_enable = XMC_PMBUS_DISABLE,
```

```
/* Pointer to the array for received data*/
.data_ptr = slave1_data,
};
```

Power Management Bus (PMBus<sup>™</sup>) – Get started – PMBus<sup>™</sup> Lib (4/7)



 Create XMC\_PMBUS\_NODE\_t structure with a pointer to the configuration structure

```
Example:
xmc_PMBUS_NODE_t slave1 =
{
    .config_ptr = &slave_config,
};
```

Add the callbacks for the required commands and the extern declarations in "xmc\_pmbus\_common.c"

```
/* Extern declarations */
extern XMC_PMBUS_STATUS_t XMC_PMBUS_NODE_CmdCapability(XMC_PMBUS_NODE_t *const node);
extern XMC_PMBUS_STATUS_t XMC_PMBUS_NODE_CmdStatusByte(XMC_PMBUS_NODE_t * const node);
extern XMC_PMBUS_STATUS_t XMC_PMBUS_NODE_CmdStatusWord(XMC_PMBUS_NODE_t * const node);
.
.
.
```

#### Power Management Bus (PMBus<sup>™</sup>) – Get started – PMBus<sup>™</sup> Lib (5/7)



› Add callbacks for required commands and extern declarations in "xmc\_pmbus\_common.c"

```
/* Callback functions added to the callback command array */
const XMC PMBUS NODE CMD INFO t cmd info[] =
{
   {.call back = XMC PMBUS NODE CmdCapability, .no of data bytes = 1U, .attribute = (uint16 t)
   (XMC PMBUS PROTOCOL RD BYTE)}, /* Command Code - 19h; Command Name = CAPABILITY*/
   {.call back = XMC PMBUS NODE CmdStatusByte, .no of data bytes = 1U, .attribute = (uint16 t)
   (XMC PMBUS PROTOCOL WR RD BYTE)}, /* Command Code - 78h; Command Name = STATUS BYTE*/
   {.call back = XMC PMBUS NODE CmdStatusWord, .no of data bytes = 2U, .attribute = (uint16 t)
   (XMC_PMBUS_PROTOCOL_WR_RD_WORD)}, /* Command Code - 79h; Command Name = STATUS_WORD*/
}
```

#### Power Management Bus (PMBus<sup>™</sup>) – Get started – PMBus<sup>™</sup> Lib (6/7)




Implements callbacks in application code

```
/* Capability command callback. It sends back the capabilities of the device*/
XMC_PMBUS_STATUS_t XMC_PMBUS_NODE_CmdCapability(XMC_PMBUS_NODE_t *const node)
{
    uint8_t data[2];
    XMC_PMBUS_STATUS_t status = XMC_PMBUS_STATUS_ERROR;
    if(node->comm_type == XMC_PMBUS_COMM_TYPE_READ)
    {
        data[0] = node->config_ptr->capability.capability_reg;
        XMC_I2C_CH_SlaveTransmit(node->config_ptr->channel, data[0]);
        XMC_PMBUS_STATUS_t status = XMC_PMBUS_STATUS_SUCCESS;
    }
    return (status);
}
```


#### Power Management Bus (PMBus<sup>™</sup>) – Get started – PMBus<sup>™</sup> Lib (7/7)



> Call Init API at initialization and Task API periodically







#### Power Management Bus (PMBus<sup>™</sup>) – Resource listing



- > PMBus<sup>™</sup>
  - PMBus<sup>™</sup> specification Revision 1.2 Part 1
  - PMBus<sup>™</sup> specification Revision 1.2 Part 2
- > PMBus<sup>™</sup> Lib
  - Documentation
  - <u>Dowload library and examples</u>

# Power Management Bus (PMBus<sup>™</sup>) – Glossary abbreviations (1/2)



Power Management Bus PMBus™ Free development IDE for XMC<sup>™</sup> DAVE™ Inter-Integrated Circuit protocol I2C PEC Packet Error Checking USIC Universal Serial Interface Channel NVIC Nested Vectored Interrupt Controller ERU Event Request Unit General Purpose Input/Output GPIO SYSTICK System timer First Input First Output FIFO

Power Management Bus (PMBus<sup>™</sup>) – Glossary abbreviations (2/2)



- > ACK Acknowledge
- > NACK Non-acknowledge

#### Disclaimer



The information given in this training materials is given as a hint for the implementation of the Infineon Technologies component only and shall not be regarded as any description or warranty of a certain functionality, condition or quality of the Infineon Technologies component.

Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of noninfringement of intellectual property rights of any third party) with respect to any and all information given in this training material.



Part of your life. Part of tomorrow.

