

# TLE986x/TLE987x Bridge Driver Application Note

# About this document

#### Scope and purpose

The TLE986x/TLE987x Bridge Driver Application Note gives information about the TLE986x/TLE987x Bridge Driver beyond the contents of the user manual and the datasheet. It covers dependencies between the involved modules and explains effects which occur at application level by exemplary simulation and measurement results.

#### **Intended audience**

All TLE986x/TLE987x Bridge Driver users.

*Note:* This information is provided to help implement our devices only. It should not be construed as a warranty of a certain functionality, condition or quality of the device.



# **Table of Contents**

	About this document	1
	Table of Contents	2
1	Introduction and Overview	3
2	Charge Pump	5
2.1	Output voltage configuration	5
2.2	Over/Undervoltage Detection VSD	5
2.3	Over/Undervoltage Detection VCP	6
3	Capture Compare Unit (CCU6)	7
4	Gate Driver Behavior considering Circuit Parasitics	8
4.1	Gate Driver Output Stage	8
4.2	Gate Driver Parasitics and their influence	8
5	Constant current Mode	10
5.1	Current Steps	10
6	Slew Rate Sequencer for MOSFET switching state control	12
6.1	Turn-On Sequencer Programming for Switch-On Phase	13
6.2	Turn-Off Sequencer Programming for Switch-Off Phase	16
6.3	Sequencer Settings Example	19
6.3.1	Target Slope Timing and Assumptions	19
6.3.2	Calculating the Current Set Point Values	19
6.3.3	Bridge Driver Sequencer Register Settings	20
6.3.4	Slew Rate Measurements	22
6.3.5		24
7	Cross-Conduction Protection	25
7.1	Case 1: Cross-Conduction Protection in CCU6 is Too Short	26
1.2	Case 2: Cross-Conduction Protection in CCU6 is properly set	27
8	Fast Discharge Functionality	28
9	Switch-On / Off Delay Time Measurement	30
10	Revision History	32



Introduction and Overview

# 1 Introduction and Overview

Infineon has combined its wealth of experience in motor control drivers for automotive applications with all the benefits of an industry-standard core. The unique result, our 3rd Generation Embedded Power IC based on ARM<sup>®</sup> Cortex<sup>®</sup>-M cores, addresses a wide range of smart 3-phase brushless DC motor control applications like, fuel pumps, HVAC fans, engine cooling fans, electrical water pumps.

The TLE987x family offers scalability in terms of flash memory sizes and MCU system clock frequency supporting a wide range of motor control algorithms, either sensor-based or sensor-less. It uses the same MCU and peripherals as the TLE986x family, 2-phase driver, enabling design synergies between DC and BLDC motor control applications.



Figure 1 TLE987x Block Diagram



### Introduction and Overview

The topics covered in this application note are shown in **Figure 2**.

The bridge driver contains several submodules and interacts with different modules of the chip. Starting with the power supply of the bridge driver, **Chapter 2** explains the functionality of the charge pump. The most important module outside the bridge driver is the capture compare unit (CCU6). The interaction and PWM generation is explained in **Chapter 3**.



Figure 2 Application Note Content Overview

**Chapter 4** explains the bridge driver behavior and the MOSFET-bridge parasitics, that have to be considered in the circuit. The bridge driver sequencer functionality is able to adjust the current sources to modulate the switching behavior of the connected MOSFET. The Slew Rate Sequencer is explained in **Chapter 6**.



### Charge Pump

# 2 Charge Pump

The driver is supplied by a 2 stage charge pump. The charge pump enables a duty cycle range from 0 - 100%. The regulated output voltage is typically VSD + 14 V. The VSD-pin is the supply pin for the charge pump. **Figure 3** shows how the charge pump supplies the driver stage. The VCP pin is the output voltage of the charge pump. An additional external capacitor stabilizes the VCP voltage to VSD.



Figure 3 Charge Pump Block Diagram

The functions described in following chapters can be configured in the two charge pump registers:

- CP\_CTRL\_STS (Charge Pump Control and Status Register)
- CP\_CLK\_CTRL (Charge Pump Clock Control Register)

### 2.1 Output voltage configuration

The output voltage of the charge pump can be configured to 14 V or 9 V related to VSD. This function can be used under high VSD voltage conditions. The default configuration for the charge pump output voltage is 14 V. To protect the VCP from exceeding the electrical parameter for overvoltage, the output voltage can be changed to 9 V.

### 2.2 Over/Undervoltage Detection VSD

Over/undervoltage detection of VSD is a feature to avoid damage to the charge pump, caused by overvoltage or undervoltage. The voltage levels are configurable and can be disabled or enabled separately.

The following bits are part of the register CP\_CTRL\_STS:

- DRVx\_VSDLO\_DIS (lower voltage threshold disable)
- DRVx\_VSDUP\_DIS (upper voltage threshold disable)
- VSD\_LOTH\_STS (lower voltage threshold status)
- VSD\_UPTH\_STS (upper voltage threshold status)



### **Charge Pump**

### 2.3 Over/Undervoltage Detection VCP

Over/undervoltage detection of VCP is a safety feature to avoid damage to the charge pump and the bridge driver, caused by overvoltage or undervoltage. The voltage levels are configurable and can be disabled or enabled separately.

The following bits are part of the register CP\_CTRL\_STS:

- DRVx\_VCPLO\_DIS (lower voltage threshold disable)
- DRVx\_VCPUP\_DIS (upper voltage threshold disable)
- VCP\_LOTH1\_STS (lower voltage threshold status)
- VCP\_LOTH2\_STS (second threshold, depends on VCP\_LOWTH2)
- VCP\_LOWTH2 (configuration of discrete threshold level)
- VCP\_UPTH\_STS (upper voltage threshold status)

The VCP\_LOWTH2 register can be configured in discrete values.

Tabla 1	Charge Dum		lower Threshold for )	
I aDLE I	Charge Pullip	J Output vollage	lower riffeshold for v	

Binary Value	Voltage Level
000B	7.325 V
001B	7.654 V
010B	7.982 V
011B	8.309 V
100B	8.638 V
101B	8.966 V
110B	9.293 V
111B	9.620 V



Capture Compare Unit (CCU6)

# 3 Capture Compare Unit (CCU6)

The CCU6 module is described in the user manual in detail.

This chapter will give a brief introduction and explains the connection between the CCU6 and the bridge driver.

The CCU6 is a high-resolution 16-bit capture and compare unit with application specific modes, mainly for AC drive control. Special operating modes support the control of brushless DC-motors using hall sensors or Back-EMF detection. Furthermore, block commutation and control mechanisms for multi-phase machines are supported.



Figure 4 CCU6 Timer12 Connection to BDRV

**Figure 4** gives an overview of the Timer12 connections to the driver stage. In addition **Table 2** shows the connection relations. This table is also given in the user manual.

### Table 2Driver Control by CCU6

Driver dedicated to external FET	Corresponding CCU6 channel	
LS1	COUT60	
LS2	COUT61	
LS3	COUT62	
HS1	CC60	
HS2	CC61	
HS3	CC62	



**Gate Driver Behavior considering Circuit Parasitics** 

# 4 Gate Driver Behavior considering Circuit Parasitics

This chapter describes some details of the gate driver which help explaining the gate driver behavior.

# 4.1 Gate Driver Output Stage



Figure 5 Simplified Schematic of the Gate Driver Output Stage

**Figure 5** shows a simplified schematic of the gate driver output stage connected to an external MOSFET. Both the gate charge current and the gate discharge current are generated by an n-channel MOSFET. The  $V_{gs}$  of these two currents are generated by bias current from the charge pump voltage  $V_{cp}$  through their respective gate to source resistor. The red components are parasitic capacitors.

### 4.2 Gate Driver Parasitics and their influence

The gate drivers for both high-side and low-side MOSFETs are identical. The only difference is the connection to the external circuitry: the voltage at the SHx pin of the low-side gate driver is quite stable and near to ground potential (source of the external low-side MOSFET) and the voltage at the GHx pin of the high-side gate driver follows the pulse-width-modulated motor phase voltage at the source of the external high-side MOSFET.

In the second case (i.e. at the high-side MOSFETs), the parasitic capacitors shown in **Figure 5** influence the behavior of the output MOSFETs  $M_{CHG}$  and  $M_{DISCHG}$ :

• When charging the gate of the external MOSFET, the voltage at the SHx pin and the GHx pin rises. As a result, the parasitic capacitor  $C_{\text{GDMCHG}}$  has to be charged. This means that a portion of  $I_{\text{ON}}$  flows into  $C_{\text{GDMCHG}}$  resulting in a smaller voltage drop across the gate-to-source resistor of  $M_{\text{CHG}}$  and therefore a smaller gate



### **Gate Driver Behavior considering Circuit Parasitics**

charge current *I*<sub>CHG</sub> during the fast parts of the slope. This acts like a negative feedback limiting the slope speed.

When discharging the gate of the external MOSFET, the voltage at the SHx pin falls. As a result, the parasitic capacitor CGDM4 pulls down the gate node of M4. The charge current flows additionally to I<sub>OFF</sub> through the gate-to-source resistor leading to higher gate-to-source voltage at M<sub>DISCHG</sub> and therefore a larger gate discharge current I<sub>DISCHG</sub> during the fast parts of the slope. This acts like a positive feedback accelerating the slope speed.

Both effects depend on the speed of the voltage transient at the SHx pin, because the currents for charging  $C_{\text{GDMCHG}}$  and discharging  $C_{\text{GDM4}}$  are proportional to  $\Delta V/\Delta t$  across their terminals ( $I = C * \Delta V/\Delta t$ ). More details will be given in the following chapter.



### **Constant current Mode**

# 5 Constant current Mode

The bridge driver of the TLE986x/TLE987x embedded microcontrollers can drive MOSFETs directly. The push pull stages are constant current sources/sinks.

The current is adjustable for MOSFET charging and dicharging, individually.

*Note:* The constant current mode is the recommended use case.

### 5.1 Current Configuration Register

The constant charge and discharge currents can be adjusted in the BDRV->CTRL3 register. The register is shown in **Figure 6**.

### Figure 6 BDRV->CTRL3 Register

The values can be adjusted in two ranges, full range and half range, depending on the bit fields IDISCHARGEDIV2\_N and ICHARGEDIV2\_N.

The current value can be adjusted in the bitfields ICHARGE\_TRIM and IDISCHARGE\_TRIM.

### 5.2 Current Steps

The typical current steps can be linearly fitted. This results 10mA / 5mA configuration steps, shown in Figure 7.



#### Figure 7 Current steps over register value



### **Constant current Mode**

The values shown in **Table 3** are typical values. The max values are specified in the product datasheet. The current steps are linearly interpolated.

Bitfield value [dec]	Bitfield value [binary]	typ. full range current value [mA]	typ. half range value [mA]
00 <sub>D</sub>	00000 <sub>B</sub>		
01 <sub>D</sub>	00001 <sub>B</sub>		
2 <sub>D</sub>	00010 <sub>B</sub>	20	10
03 <sub>D</sub>	00011 <sub>B</sub>	30	15
04 <sub>D</sub>	00100 <sub>B</sub>	40	20
05 <sub>D</sub>	00101 <sub>B</sub>	50	25
06 <sub>D</sub>	00110 <sub>B</sub>	60	30
07 <sub>D</sub>	00111 <sub>B</sub>	70	35
08 <sub>D</sub>	01000 <sub>B</sub>	80	40
09 <sub>D</sub>	01001 <sub>B</sub>	90	45
10 <sub>D</sub>	01010 <sub>B</sub>	100	50
11 <sub>D</sub>	01011 <sub>B</sub>	110	55
12 <sub>D</sub>	01100 <sub>B</sub>	120	60
13 <sub>D</sub>	01101 <sub>B</sub>	130	65
14 <sub>D</sub>	01110 <sub>B</sub>	140	70
15 <sub>D</sub>	01111 <sub>B</sub>	150	75
16 <sub>D</sub>	10000 <sub>B</sub>	160	80
17 <sub>D</sub>	10001 <sub>B</sub>	170	85
18 <sub>D</sub>	10010 <sub>B</sub>	180	90
19 <sub>D</sub>	10011 <sub>B</sub>	190	95
20 <sub>D</sub>	10100 <sub>B</sub>	200	100
21 <sub>D</sub>	10101 <sub>B</sub>	210	105
22 <sub>D</sub>	10110 <sub>B</sub>	220	110
23 <sub>D</sub>	10111 <sub>B</sub>	230	115
24 <sub>D</sub>	11000 <sub>B</sub>	240	120
25 <sub>D</sub>	11001 <sub>B</sub>	250	125
26 <sub>D</sub>	11010 <sub>B</sub>	260	130
27 <sub>D</sub>	11011 <sub>B</sub>	270	135
28 <sub>D</sub>	11100 <sub>B</sub>	280	140
29 <sub>D</sub>	11101 <sub>B</sub>	290	145
30 <sub>D</sub>	11110 <sub>B</sub>	300	150
31 <sub>D</sub>	11111 <sub>B</sub>	310	155

#### Table 3 Current Steps



# 6 Slew Rate Sequencer for MOSFET switching state control

The sequencer of TLE986x/TLE987x supports the control of the MOSFET switching phases, see **Figure 8**. It contains the following subblocks:

- Turn-on sequencer with configuration options for all 4 switch-on phases
- Turn-off sequencer with configuration options of all 4 switch-off phases
- Timer for measuring the MOSFET turn-on and turn-off delay for adaptive sequencer setting programming within the application software

This chapter introduces the sequencer configuration. It will help the user find a suitable setting for his application.





### 6.1 Turn-On Sequencer Programming for Switch-On Phase

Figure 8 Fitting the Sequencer Phases to MOSFET Switching Phases for Turn On

### Calculation of Time Settings for Phase 2 - Charge Process

In phase 2 of the switch-on process, the MOSFET gate is taken from 0V to the threshold voltage. During this process, the intrinsic gate source capacitance  $C_{GS}$  of the MOSFET is charged. The required time is calculated using the following formula:

(6.1)

$$t_{DRV_ON_{1}} = \frac{(C_{GS} + C_{GD}) * V_{thMOSFET}}{I_{DRV ON II}}$$

where  $V_{\text{thMOSFET}}$  is the datasheet value for the threshold voltage. Adding two external capacitances  $C_{\text{GS}_{ext}}$  and  $C_{\text{GD}_{ext}}$  will lead to the following formula:

(6.2)

$$t_{DRV\_ON\_t1} = \frac{(C_{GS} + C_{GD} + C_{GS\_ext} + C_{GD\_ext}) * V_{thMOSFET}}{I_{DRV ON II}}$$

For the gate-to-drain capacitance in the OFF state, the datasheet shows that the value is negligible compared to the gate-to-source capacitance. This provides the following formula:

(6.3)

$$t_{DRV\_ON\_t1} = \frac{(C_{GS} + C_{GS\_ext} + C_{GD\_ext}) * V_{thMOSFET}}{I_{DRV\_ON\_11}}$$

# *Note:* The procedure for finding the right settings for the sequencer should always be based on predefined timing.

To meet this timing requirement, the charge current should be adapted accordingly.

#### **Calculation of Time Settings for Phase 3 - Charge Process**

In phase 3 of the switch-on process, the MOSFET gate is taken from the threshold voltage up to the beginning of the Miller plateau voltage. During this process, the MOSFET intrinsic gate source capacitance  $C_{GS}$  is charged. Again, the  $C_{GD}$  can be neglected as the drain-to-source voltage is still constant. The required time is calculated by the following equation:

(6.4)

$$t_{DRV\_ON\_t2} = \frac{C_{GS} * (V_{plateau\_start} - V_{thMOSFET})}{I_{DRV\_ON\_12}}$$

where  $V_{\text{plateau\_start}}$  is the datasheet value for the beginning of the Miller plateau. Adding two external capacitances  $C_{\text{GS ext}}$  and  $C_{\text{GD ext}}$  will lead to the following formula:

(6.5)

$$t_{DRV_ON_{t2}} = \frac{(C_{GS} + C_{GS_{ext}} + C_{GD_{ext}}) * (V_{plateau_{start}} - V_{thMOSFET})}{I_{DRV ON I2}}$$





If the resulting time value  $t_{DRV_{ON_{t2}}}$  for the third phase exceeds the maximum possible setting, the current value can be readjusted accordingly.

#### **Calculation of Time Settings for Phase 4 - Charge Process**

In phase 4 of the switch-on-process, the MOSFET gate is taken from the beginning to the end of the Miller plateau. During this phase, the charge of the MOSFET's intrinsic gate-to-source capacitance  $C_{GS}$  continues to increase. Additionally, the  $C_{GD}$  capacitance (which is heavily voltage-dependent) becomes significant. The required time is calculated as follows:

(6.6)

$$t_{DRV_ON_{13}} = \frac{C_{GS} * (V_{plateau\_end} - V_{plateau\_start}) + Q_{GD}}{I_{DRV_ON_{13}}}$$

where  $V_{\text{plateau}_{end}}$  is the voltage at the end of the Miller plateau. Adding two external capacitances  $C_{\text{GS}_{ext}}$  and  $C_{\text{GD}_{ext}}$  will lead to the following formula ( $V_{\text{DS}_{max}}$  reflects the total voltage swing at the motor phase):

(6.7)

$$t_{DRV\_ON\_t3} = \frac{\left(\left(C_{GS} + C_{GS\_ext} + C_{GD\_ext}\right)^* \left(V_{plateau\_end} - V_{plateau\_start}\right)\right) + C_{GD\_ext}^* V_{DS\_max} + Q_{GD}}{I_{DRV\_ON\_t3}}$$

If the resulting time value  $t_{DRV_{ON_{t3}}}$  for the fourth phase exceeds the maximum possible setting, the current value can

be readjusted accordingly.

#### **Calculation of Time Settings for Phase 5 - Charge Process**

In phase 5 of the switch-on-process, the MOSFET gate is charged completely. The time can be calculated with the help of the following equation:

(6.8)

$$t_{DRV_{ON_{14}}} = \frac{Q_G - (Q_{GS} + Q_{GD})}{I_{DRV_{ON_{14}}}}$$

where  $Q_{G}$  is the datasheet value of the total gate charge,  $Q_{GS}$  is the gate-to-source charge and  $Q_{GD}$  is the gate-to-drain charge. Adding two external capacitances  $C_{GS_{ext}}$  and  $C_{GD_{ext}}$  will lead to the following formula:

(6.9)

$$t_{DRV_ON_{t4}} = \frac{((C_{GS_ext} + C_{GD_ext}) * (V_{out\_driver} - V_{plateau\_end}) + (Q_G - (Q_{GS} + Q_{GD})))}{I_{DRV_ON_{t4}}}$$

If the resulting time value  $t_{DRV_{ON_{t4}}}$  for the fifth phase exceeds the maximum possible setting, the current value can be readjusted accordingly.







Figure 9 Fitting the Sequencer Phases to MOSFET Switching Phases for Turn Off

#### Calculation of Time Settings for Phase 1 - Discharge Process

In phase 1 of the switch-off process, the MOSFET gate is discharged from the max. output voltage provided by the driver down to the beginning of the plateau voltage. During this process, the MOSFET's intrinsic total gate charge  $Q_G$  is reduced. The time required is calculated by the equation:

(6.10)

$$t_{DRV\_OFF\_t1} = \frac{Q_G - (Q_{GS} + Q_{GD})}{I_{DRV \ OFF \ I1}}$$

where  $Q_{\rm G}$  is the value for the total gate charge,  $Q_{\rm GS}$  is the gate-source charge and  $Q_{\rm GD}$  is the gate-drain charge. All parameters can be found in the datasheet. Adding two external capacitances  $C_{\rm GS\_ext}$  and  $C_{\rm GD\_ext}$  will lead to the following formula:

(6.11)

$$t_{DRV_OFF_t1} = \frac{((C_{GS_ext} + C_{GD_ext}) * (V_{out\_driver} - V_{plateau\_end}) + (Q_G - (Q_{GS} + Q_{GD})))}{I_{DRV_OFF_t1}}$$

#### **Calculation of Time Settings for Phase 2 - Discharge Process**

In phase 2 of the switch-off process, the MOSFET gate is taken down to the beginning of the Miller plateau voltage. During this phase, the MOSFET's intrinsic gate capacitance  $C_{GS}$  continues to be discharged. In addition, the charge of  $C_{GD}$  needs to be removed. The time required is calculated as follows:

(6.12)

$$t_{DRV_OFF_t2} = \frac{C_{GS} * (V_{plateau_end} - V_{plateau_start}) + Q_{GD}}{I_{DRV_OFF_12}}$$

where  $V_{\text{plateau\_end}}$  and  $V_{\text{plateau\_start}}$  are values taken from the datasheet. Adding two external capacitances  $C_{\text{GS\_ext}}$  and  $C_{\text{GD\_ext}}$  will lead to the following formula ( $V_{\text{DS\_max}}$  reflects the total voltage swing at the motor phase):

(6.13)

$$t_{DRV\_OFF\_t2} = \frac{\left(\left(C_{GS} + C_{GS\_ext} + C_{GD\_ext}\right)^* \left(V_{plateau\_end} - V_{plateau\_start}\right)\right) + C_{GD\_ext}^* V_{DS\_max} + Q_{GD}}{I_{DRV\_OFF\_12}}$$

If the resulting time value  $t_{DRV_OFF_{t2}}$  for the second phase exceeds the maximum possible setting, the current value can

be readjusted accordingly.

#### Calculation the Time Settings for Phase 3 - Discharge Process

In phase 3 of the switch-off process, the gate is discharged further from the start of the plateau voltage until it reaches the threshold voltage. During this process, the MOSFET's intrinsic gate-to-source capacitance  $C_{GS}$  continues to be discharged. The gate-to-drain capacitance  $C_{GD}$  can again be neglected as it is now at the minimum value.

(6.14)

$$t_{DRV\_OFF\_t3} = \frac{C_{GS} * (V_{plateau\_start} - V_{thMOSFET})}{I_{DRV OFF I3}}$$

where  $V_{\text{plateau}_{\text{start}}}$  is the value of the beginning of the Miller plateau. Adding two external capacitances  $C_{\text{GS}_{\text{ext}}}$  and  $C_{\text{GD}}_{\text{ext}}$  will lead to the following formula:

(6.15)

$$t_{DRV\_OFF\_t3} = \frac{(C_{GS} + C_{GS\_ext} + C_{GD\_ext}) * (V_{plateau\_start} - V_{thMOSFET})}{I_{DRV\_OFF\_t3}}$$

If the resulting time value  $t_{DRV_OFF_{t3}}$  for the third phase exceeds the maximum possible setting, the current value can be readjusted accordingly.

#### **Calculation of Time Settings for Phase 4 - Discharge Process**

In phase 4 of the switch-on process, the MOSFET gate is discharged completely.

(6.16)

$$t_{DRV\_OFF\_t4} = \frac{(C_{GS} + C_{GD}) * V_{thMOSFET}}{I_{DRV\_OFF\_t4}}$$

where  $V_{\text{thMOSFET}}$  is the datasheet value of the threshold voltage. Adding two external capacitances  $C_{\text{GS}_{ext}}$  and  $C_{\text{GD}_{ext}}$  will lead to the following formula:

(6.17)

$$t_{DRV\_OFF\_t4} = \frac{(C_{GS} + C_{GD} + C_{GS\_ext} + C_{GD\_ext}) * V_{thMOSFET}}{I_{DRV OFF I4}}$$

If the resulting time value  $t_{DRV_OFF_t4}$  for the fourth phase exceeds the maximum possible setting, the current value can be readjusted accordingly.





### 6.3 Sequencer Settings Example

This section describes how to get proper slew rate sequencer settings for the Infineon MOSFET IPD90N04S4-03 as an example. The external capacitors are selected from the TLE9879 Evalkit.

- C<sub>GD,ext</sub> = 0nF (not placed)
- C<sub>GS,ext</sub> = 4.7nF

# 6.3.1 Target Slope Timing and Assumptions

The starting point for proper slew rate sequencer settings is the definition of the slope timing. In this example, the target switching time from the pre-charging or pre-discharging phases until the end of the slope is 600 ns. The first three sequencer phase durations for charging the MOSFET gate are set to:

- Pre-Charging Phase: DRV\_ON\_t1 = 200 ns
- $\Delta I/\Delta t$  Phase: DRV\_ON\_t2 = 200 ns
- $\Delta V / \Delta t$  Phase: DRV\_ON\_t3 = 200 ns

The first three sequencer phase durations for discharging the MOSFET gate are set to:

- Pre-Discharging Phase: DRV\_OFF\_t1 = 400 ns
- $\Delta V / \Delta t$  Phase: DRV\_OFF\_t2 = 200 ns
- $\Delta I/\Delta t$  Phase: DRV\_OFF\_t3 = 200 ns

#### Notes

- 1. Since the post-charging and post-discharging phases don't contribute to the slope, they are not considered here. Therefore the 4th sequencer phases are set to the same values (current value and duration value) than the first ones.
- 2. The asymmetry between pre-charging a MOSFET from  $V_{GS} = 0$  V to the miller plateau and pre-discharging a MOSFET from  $V_{GS} = V_{GS(max)}$  to the miller plateau is reflected by setting the pre-discharging phase duration to the double value than the pre-charging phase duration to get similar gate charging/discharging currents.

### 6.3.2 Calculating the Current Set Point Values

Based on the above mentioned assumptions a starting set of current set point values for the sequencer can be calculated:

- DRV\_ON\_I1 = 131 mA<sup>1)</sup>
- DRV\_ON\_I2 = 103 mA<sup>2)</sup>
- DRV\_ON\_I3 = 35 mA<sup>3)</sup>
- DRV\_ON\_I4 = DRV\_ON\_I1
- DRV\_OFF\_I1 = 129mA<sup>4)</sup>
- DRV\_OFF\_I2 = DRV\_ON\_I3
- DRV\_OFF\_I3 = DRV\_ON\_I2
- DRV\_OFF\_I4 = DRV\_OFF\_I1

<sup>1)</sup> See Equation (6.3).  $C_{GS} + C_{GD} = 4.05 \text{ nF}$  (see  $C_{iss}$  in MOSFET datasheet),  $V_{thMOSFET} = 3 \text{ V}$  (see  $V_{GS(th)}$  in MOSFET datasheet).

See Equation (6.5). C<sub>GS</sub> = 2.63 nF (C<sub>GS</sub> estimated from C<sub>iss</sub> in MOSFET datasheet: C<sub>GS</sub> = C<sub>iss</sub> - 35%), V<sub>thMOSFET</sub> = 3 V (see V<sub>GS(th)</sub> in MOSFET datasheet), V<sub>plateau</sub> = 5.8 V (see V<sub>plateau</sub> in MOSFET datasheet).

<sup>3)</sup> See Equation (6.7).  $Q_{GD} = 7 \text{ nC}$  (see  $Q_{GD}$  in MOSFET datasheet),  $V_{DS_{max}} = 13 \text{ V}$  (i.e., the voltage swing at the motor phase). Simplification of (4.7) by setting  $V_{plateau_{end}} = V_{plateau_{start}}$  removes the capacitance-dependant terms.

<sup>4)</sup> See Equation (6.11).  $V_{out_{driver}} = 12.5 \text{ V}$  (typical gate driver output voltage),  $V_{plateau\_start} = 5.8 \text{ V}$  (see  $V_{plateau}$  in MOSFET datasheet),  $Q_G = 51 \text{ nC}$ ,  $Q_{GS} = 24 \text{ nC}$ ,  $Q_{GD} = 7 \text{ nC}$  (see corresponding parameters in MOSFET datasheet).



### 6.3.3 Bridge Driver Sequencer Register Settings

The next step is to define the bridge driver control register contents to enable the slew rate sequencer and to map the calculated current set point values from **Chapter 6.3.2** to values available in the bridge driver registers.

### CTRL3

In the CTRL3 register the slew rate sequencer can be enabled and the correct gate current range of the gate driver can be set:

- Bit 15, "OFF\_SEQ\_EN": set to 1 (enable turn-off slew rate sequencer)
- Bit 14, "IDISCHARGEDIV2\_N": set to 1 (full range up to 300mA is available for gate discharge currents)<sup>1)</sup>
- Bit 7, "ON\_SEQ\_EN": set to 1 (enable turn-on slew rate sequencer)
- Bit 6, "ICHARGEDIV2\_N": set to 1 (full range up to 300 mA is available for gate charge currents)<sup>2)</sup>

Note: The descriptions of the bit fields "ICHARGE\_TRIM" and "IDISCHARGE\_TRIM" of the register "CTRL3" show all available full-range charge/discharge current settings (for half range the given current values must be divided by 2). These values are also the values for the current set point bit fields of the sequencer registers.

### ON\_SEQ\_CTRL

In the ON\_SEQ\_CTRL register all 4 phases of the turn-on slew rate sequencer can be programmed. It consists of 4 current set point values and the corresponding 4 phase duration values.

The duration bit fields ("DRV\_ON\_t\*") are 3 bits wide and provide the following 8 duration values:

- 0<sub>H</sub>: 50 ns
- 1<sub>H</sub>: 100 ns
- 2<sub>H</sub>: 150 ns
- 3<sub>H</sub>: 200 ns
- 4<sub>H</sub>: 250 ns
- 5<sub>H</sub>: 300 ns
- 6<sub>H</sub>: 350 ns
- 7<sub>H</sub>: 400 ns

In the current example all turn-on sequencer duration bit fields ("DRV\_ON\_t\*") are set to 200ns, i.e. 3<sub>H</sub>.

The calculated current set point values must be mapped to the available current set point values of the gate drivers which are described in the bit field "ICHARGE\_TRIM" of the "CTRL3" register. If the exact value is not available the next smaller one is selected:

- DRV\_ON\_I1 = 131 mA: The next smaller available set point value is 130 mA ( $01100_B = 0C_H = 12_D$ )
- DRV\_ON\_I2 = 103 mA: The next smaller available set point value is 98 mA ( $01001_B = 09_H = 9_D$ )
- DRV\_ON\_I3 = 35 mA: The next smaller available set point value is 31 mA ( $00011_B = 03_H = 3_D$ )
- DRV\_ON\_I4 = DRV\_ON\_I1: 01100<sub>B</sub> = 0C<sub>H</sub> = 12<sub>D</sub>

As a result, the value of the ON\_SEQ\_CTRL register for this example is: 634B1B63<sub>H</sub>.

<sup>1)</sup> The maximum charge current at half range mode is typ = 150 mA.

<sup>2)</sup> The maximum discharge current at half range mode is typ = 150 mA.



### OFF\_SEQ\_CTRL

In the OFF\_SEQ\_CTRL register all 4 phases of the turn-off slew rate sequencer can be programmed. It consists of 4 current set point values and the corresponding 4 phase duration values. The duration bit fields ("DRV\_OFF\_t\*") are 3 bits wide and provide the following 8 duration values:

- 0<sub>H</sub>: 50 ns
- 1<sub>H</sub>: 100 ns
- 2<sub>H</sub>: 150 ns
- 3<sub>H</sub>: 200 ns
- 4<sub>H</sub>: 250 ns
- 5<sub>H</sub>: 300 ns
- 6<sub>H</sub>: 350 ns
- 7<sub>H</sub>: 400 ns

In the current example the first turn-off sequencer duration bit field ("DRV\_OFF\_t1") is set to 400 ns, i.e. 7<sub>H</sub>, and the remaining duration bit fields ("DRV\_OFF\_t\*") are set to 200 ns, i.e. 3<sub>H</sub>.

The calculated current set point values must be mapped to the available current set point values of the gate drivers which are described in the bit field "IDISCHARGE\_TRIM" of the "CTRL3" register. If the exact value is not available the next smaller one is selected:

- DRV\_OFF\_I1 = 129 mA: The next available set point value is 130 mA ( $01100_B = 0C_H = 12_D$ )
- DRV\_OFF\_I2 = 35 mA: The next smaller available set point value is 31 mA  $(00011_B = 03_H = 3_D)$
- DRV\_OFF\_I3 = 103 mA: The next smaller available set point value is 98 mA ( $01001_B = 09_H = 9_D$ )
- DRV\_OFF\_I4 = 131mA: The next smaller available set point value is 130 mA ( $01100_B = 0C_H = 12_D$ )

As a result, the value of the OFF\_SEQ\_CTRL register for this example is: 671B4B63<sub>H</sub>.



### 6.3.4 Slew Rate Measurements

This section shows the measurement results of the calculated values from the previous sections.



#### **Turn-On Slew Rate Sequencer Measurement**

Figure 10 Turn-On Slew Rate Sequencer

Figure 10 shows the measurement results of the turn-on slew rate sequencer settings as defined in Chapter 6.3.3 (ON\_SEQ\_CTRL).

The signals shown in the scope plot are:

- Channel 1 (yellow): Phase node voltage (Signal: SH3)
- Channel 2 (blue): gate voltage of the low-side MOSFET
- Channel 3 (purple): low side driver output voltage (Signal: GL3)
- Channel 4 (green): logic channel from CCU6 (Signal: CCOUT62)
- Channel M (red): displays charge current (R\_Gate = 12 Ω)

These settings serve as a good starting point for further optimization. The total switch-on time is a little bit longer than the target value of 600 ns because the actually programmed current set point values are lower than the calculated ones.

The gate charging current is significantly reduced during  $\Delta I/\Delta t$  and  $\Delta V/\Delta t$  phase. The result is a clean MOSFET switching slope (Channel 1).







Figure 11 Turn-Off Slew Rate Sequencer

Figure 11 shows the measurement results of the Turn-Off Slew Rate Sequencer settings as defined in Chapter 6.3.3 (OFF\_SEQ\_CTRL).

The signals shown in the scope plot are:

- Channel 1 (yellow): Phase node voltage (Signal: SH3)
- Channel 2 (blue): gate voltage of the low-side MOSFET
- Channel 3 (purple): low side driver output voltage (Signal: GL3)
- Channel 4 (green): logic channel from CCU6 (Signal: CCOUT62)
- Channel M (red): displays MOSFET discharge current (R\_Gate = 12 Ω)

These settings don't fit as good as the turn-on set. The  $\Delta V/\Delta t$  phase of the MOSFET is not in sync with the low discharge current of the driver. Further optimization is needed.



### 6.3.5 Iterative Optimization

The measurement results of **Chapter 6.3.4** show that the calculated values of **Chapter 6.3.2** give already reasonable results. Further optimization is needed for the turn-off edge. One possibility is to adapt the current level in the first discharge phase. This will lead to a faster discharge in the beginning. The goal is to fit the low discharge current of the driver to the  $\Delta V/\Delta t$  phase of the MOSFET.

As an example, the current value will be increased by 20% (correction factor of 1.2):

- DRV\_OFF\_I1 = 130mA \* 1.2 = 156 mA: The next available set point value is 160 mA ( $01111_B=0F_H=15_D$ )
- DRV\_OFF\_I2 = 31 mA (00011<sub>B</sub> = 03<sub>H</sub> = 3<sub>D</sub>)
- DRV\_OFF\_I3 = 98 mA (01001<sub>B</sub> = 09<sub>H</sub> = 9<sub>D</sub>)
- DRV\_OFF\_I4 = 130 mA (01100<sub>B</sub> = 0C<sub>H</sub> = 12<sub>D</sub>)



Figure 12 Turn-Off Slew Rate Sequencer with optimized Settings

Figure 12 shows the measurement results with the optimized turn-on slew rate sequencer settings.

The signals shown in the scope plot are:

- Channel 1 (yellow): Phase node voltage (Signal: SH3)
- Channel 2 (blue): gate voltage of the low-side MOSFET
- Channel 3 (purple): low side driver output voltage (Signal: GL3)
- Channel 4 (green): logic channel from CCU6 (Signal: CCOUT62)
- Channel M (red): displays discharge current (R\_Gate = 12 Ω)

The low current phase of the charge sequencer reaches its minimum with entering the miller plateau. Compared to **Figure 11**, the  $\Delta V / \Delta t$  slope is slower.

The delay between the logic signal and the switching slope could be reduced, too.

This setting leads to a significantly better MOSFET switching slope.



### **Cross-Conduction Protection**

# 7 Cross-Conduction Protection

The driver circuit of the TLE986x/TLE987x includes a hardware cross-conduction protection logic. This protection mechanism is illustrated by the figures below, which include the following signals:

- LS\_ON\_CCU6: ON signal of MOSFET low side driver generated by on-chip PWM engine.
- HS\_ON\_CCU6: ON signal of MOSFET high side driver generated by on-chip PWM engine.
- Dead time counter: user programmable dead time counter.
- LS\_ON\_CCU6\_masked: ON signal of MOSFET low side driver masked by the hardware cross-conduction protection.
- HS\_FDISCHG: fast discharge signal of MOSFET high side driver.
- V\_HS\_GATE: gate voltage of MOSFET high side driver.
- V\_LS\_GATE: gate voltage of MOSFET low side driver.



### **Cross-Conduction Protection**



# 7.1 Case 1: Cross-Conduction Protection in CCU6 is Too Short

Figure 13 Cross-Conduction Protection Logic - Case1

The timing diagram shows the case where the MOSFET low side driver is switched on directly after switching off the MOSFET high side driver. In this case, the signal of the low side driver is delayed by the cross-conduction time. When this time has elapsed, the ON signal (LS\_ON\_CCU6\_masked) is propagated to the driver module. In addition to the delay of the low side driver's ON signal, the high side driver's fast discharge feature is enabled to rapidly discharge the high side FET gate below its threshold. This avoids cross current in the inverter stage.



### **Cross-Conduction Protection**



# 7.2 Case 2: Cross-Conduction Protection in CCU6 is properly set

Figure 14 Cross-Conduction Protection Logic - Case2

The timing diagram shows the case where the MOSFET low side driver is switched on directly after switching off the MOSFET high side driver. In this case, the signal of the low side driver is delayed by the cross-conduction time. After the time has elapsed, the ON signal (LS\_ON\_CCU6\_masked) is propagated to the driver module.



### **Fast Discharge Functionality**

# 8 Fast Discharge Functionality

The hard-wired cross-conduction protection uses the fast discharge feature to ensure a short turn-off time for the conducting MOSFET of the active inverter stage. The implementation of the fast discharge feature is shown below:



Figure 15 Implementation of Fast Discharge Feature

After the cross-conduction protection phase, the parallel transistor starts to increase the discharge current. This effect can be seen on the discharge slope (**Figure 16**), which accelerates in the second phase.



### Fast Discharge Functionality



Figure 16 Discharge Slope



### Switch-On / Off Delay Time Measurement

# 9 Switch-On / Off Delay Time Measurement

The TLE987x/TLE986x provides a hardware feature to measure the switch-on/switch-off delay of the system consisting of:

- Driver
- External MOSFET
- External components needed for driver and MOSFET operation

According to the value measured, the sequencer setting can be adapted to keep the desired switching time. The figure below shows the working principle of this delay measurement for the switch-on case.



Figure 17 Principle of Delay Time Measurement in TLE986x/TLE987x

- CCU6\_CHx is the control signal provided by the CCU6 to control the driver. The driver is switched on by CCU6\_CHx (signal changes from low to high).
- DLY\_DIAG\_TIM is the delay timer used for the delay measurement. It is started by the rising edge of the CCU6 signal CCU6\_CHx and stopped by the falling edge of the drain source comparator.
- VDS\_Comp is the output of the drain source comparator indicating the end of the measurement to the timer.

The switch-off case looks like this:



### Switch-On / Off Delay Time Measurement



Figure 18 Principle of Delay Time Measurement in TLE986x/TLE987x

- CCU6\_CHx is the control signal provided by the CCU6 to control the driver. The driver is switched off by CCU6\_CHx (signal changes from high to low).
- DLY\_DIAG\_TIM is the delay timer used for the delay measurement. It is started by the falling edge of the CCU6 signal CCU6\_CHx and stopped by the rising edge of the drain source comparator.
- VDS\_Comp is the output of the drain source comparator indicating the end of the measurement to the timer.

![](_page_31_Picture_1.jpeg)

**Revision History** 

# 10 Revision History

Revision	Date	Changes
1.0	2018-12-13	Initial creation.
1.1	2019-02-01	Updated: Figure 5
1.2	2020-05-20	Updated: calculations and description in Chapter 6
1.3	2022-05-02	Updated: Figure 2 added: Chapter 5

#### **Trademarks of Infineon Technologies AG**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-05-02 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference Z8F64065356

#### IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.